Fast Transciphering Via Batched And Reconfigurable LUT Evaluation

Authors

  • Leonard Schild COSIC KU Leuven, Leuven, Belgium
  • Aysajan Abidin COSIC KU Leuven, Leuven, Belgium
  • Bart Preneel COSIC KU Leuven, Leuven, Belgium

DOI:

https://doi.org/10.46586/tches.v2024.i4.205-230

Keywords:

Fully Homomorphic Encryption, Transciphering, Lookup Table Evalution, FHE, LUT, AES

Abstract

Fully homomorphic encryption provides a way to perform computations in a privacy preserving manner. However, despite years of optimization, modern methods may still be too computationally expensive for devices limited by speed or memory constraints. A paradigm that may bridge this gap consists of transciphering: as fully homomorphic schemes can perform most computations obliviously, they can also execute the decryption circuit of any conventional block or stream cipher. Hence, less powerful systems may continue to encrypt their data using classical ciphers that may offer hardware support (e.g., AES) and outsourcing the task of transforming the ciphertexts into their homomorphic equivalent to more powerful systems. In this work, we advance transciphering methods that leverage accumulator-based schemes such as Torus-FHE (TFHE) or FHEW. To this end, we propose a novel method to homomorphically evaluate look-up tables in a setting in which encrypted digits are provided on base 2. At a high level, our method relies on the fact that functions with binary range, i.e., mapping values to {0, 1}, can be evaluated at the same computational cost as negacyclic functions, relying only on the default functionality of accumulator based schemes. To test our algorithm, we implement the AES-128 encryption circuit in OPENFHE and report timings of 67 s for a single block, which is 25% faster than the state of the art and in general, up to 300% faster than other recent works. Furthermore, we achieve this speedup without relying on an instantiation that leverages a power of 2 modulus and can exploit the natural modulo arithmetic of modern processors.

Downloads

Published

2024-09-05

Issue

Section

Articles

How to Cite

Fast Transciphering Via Batched And Reconfigurable LUT Evaluation. (2024). IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024(4), 205-230. https://doi.org/10.46586/tches.v2024.i4.205-230