Bypassing Isolated Execution on RISC-V using Side-Channel-Assisted Fault-Injection and Its Countermeasure

Authors

  • Shoei Nashimoto Mitsubishi Electric Corporation, Japan; Tohoku University, Japan
  • Daisuke Suzuki Mitsubishi Electric Corporation, Japan
  • Rei Ueno Tohoku University, Japan
  • Naofumi Homma Tohoku University, Japan

DOI:

https://doi.org/10.46586/tches.v2022.i1.28-68

Keywords:

Fault Injection, RISC-V, Memory Protection, Trusted Execution Environment

Abstract

RISC-V is equipped with physical memory protection (PMP) to prevent malicious software from accessing protected memory regions. PMP provides a trusted execution environment (TEE) that isolates secure and insecure applications. In this study, we propose a side-channel-assisted fault-injection attack to bypass isolation based on PMP. The proposed attack scheme involves extracting successful glitch parameters for fault injection from side-channel information under crossdevice conditions. A proof-of-concept TEE compatible with PMP in RISC-V was implemented, and the feasibility and effectiveness of the proposed attack scheme was validated through experiments in TEEs. The results indicate that an attacker can bypass the isolation of the TEE and read data from the protected memory region In addition, we experimentally demonstrate that the proposed attack applies to a real-world TEE, Keystone. Furthermore, we propose a software-based countermeasure that prevents the proposed attack.

Downloads

Published

2021-11-19

How to Cite

Nashimoto, S., Suzuki, D., Ueno, R., & Homma, N. (2021). Bypassing Isolated Execution on RISC-V using Side-Channel-Assisted Fault-Injection and Its Countermeasure. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022(1), 28–68. https://doi.org/10.46586/tches.v2022.i1.28-68

Issue

Section

Articles