CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme

  • Bicky Shakya ECE Department, University of Florida
  • Xiaolin Xu ECE Department, University of Illinois at Chicago
  • Mark Tehranipoor ECE Department, University of Florida
  • Domenic Forte ECE Department, University of Florida
Keywords: Logic locking, SAT attack

Abstract

Logic locking has recently been proposed as a solution for protecting gatelevel semiconductor intellectual property (IP). However, numerous attacks have been mounted on this technique, which either compromise the locking key or restore the original circuit functionality. SAT attacks leverage golden IC information to rule out all incorrect key classes, while bypass and removal attacks exploit the limited output corruptibility and/or structural traces of SAT-resistant locking schemes. In this paper, we propose a new lightweight locking technique: CAS-Lock (cascaded locking) which nullifies both SAT and bypass attacks, while simultaneously maintaining nontrivial output corruptibility. This property of CAS-Lock is in stark contrast to the well-accepted notion that there is an inherent trade-off between output corruptibility and SAT resistance. We theoretically and experimentally validate the SAT resistance of CAS-Lock, and show that it reduces the attack to brute-force, regardless of its construction. Further, we evaluate its resistance to recently proposed approximate SAT attacks (i.e., AppSAT). We also propose a modified version of CAS-Lock (mirrored CAS-Lock or M-CAS) to protect against removal attacks. M-CAS allows a trade-off evaluation between removal attack and SAT attack resiliency, while incurring minimal area overhead. We also show how M-CAS parameters such as the implemented Boolean function and selected key can be tuned by the designer so that a desired level of protection against all known attacks can be achieved.

Published
2019-11-19
How to Cite
Shakya, B., Xu, X., Tehranipoor, M., & Forte, D. (2019). CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020(1), 175-202. https://doi.org/10.13154/tches.v2020.i1.175-202
Section
Articles