1.
Sinha Roy S, Basso A. High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware. TCHES [Internet]. 2020Aug.26 [cited 2020Oct.25];2020(4):443-66. Available from: https://tches.iacr.org/index.php/TCHES/article/view/8690