“Efficient ASIC Architecture for Low Latency Classic McEliece Decoding”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2024, no. 2 (March 12, 2024): 403–425. Accessed November 21, 2024. https://tches.iacr.org/index.php/TCHES/article/view/11434.