Fallnich, Daniel, et al. “Efficient ASIC Architecture for Low Latency Classic McEliece Decoding”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2024, no. 2, Mar. 2024, pp. 403-25, doi:10.46586/tches.v2024.i2.403-425.