“Fault-Resistant Partitioning of Secure CPUs for System Co-Verification Against Faults”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2024, no. 4, Sept. 2024, pp. 179-04, https://doi.org/10.46586/tches.v2024.i4.179-204.