[1]
D. Bellizia, “Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype”, TCHES, vol. 2021, no. 3, pp. 390–417, Jul. 2021.