[1]
B. Hettwer, S. Leger, D. Fennes, S. Gehrer, and T. Güneysu, “Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine”, TCHES, vol. 2021, no. 1, pp. 279-304, Dec. 2020.