D. Fallnich, C. Lanius, S. Zhang, and T. Gemmeke, “Efficient ASIC Architecture for Low Latency Classic McEliece Decoding”, TCHES, vol. 2024, no. 2, pp. 403–425, Mar. 2024.