G. Leander, T. Moos, A. Moradi, and S. Rasoolzadeh, “The SPEEDY Family of Block Ciphers: Engineering an Ultra Low-Latency Cipher from Gate Level for Secure Processor Architectures”, TCHES, vol. 2021, no. 4, pp. 510–545, Aug. 2021.