Bellizia, D. (2021) “Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype”, IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021(3), pp. 390–417. doi: 10.46586/tches.v2021.i3.390-417.