“Fault-Resistant Partitioning of Secure CPUs for System Co-Verification against Faults” (2024) IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024(4), pp. 179–204. doi:10.46586/tches.v2024.i4.179-204.