“Efficient ASIC Architecture for Low Latency Classic McEliece Decoding” (2024) IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024(2), pp. 403–425. doi:10.46586/tches.v2024.i2.403-425.