“The design of scalar AES Instruction Set Extensions for RISC-V” (2020) IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021(1), pp. 109–136. doi:10.46586/tches.v2021.i1.109-136.