Efficient ASIC Architecture for Low Latency Classic McEliece Decoding. TCHES 2024, 2024 (2), 403-425. https://doi.org/10.46586/tches.v2024.i2.403-425.