[1]
Marshall, B. et al. 2020. The design of scalar AES Instruction Set Extensions for RISC-V. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2021, 1 (Dec. 2020), 109–136. DOI:https://doi.org/10.46586/tches.v2021.i1.109-136.