[1]
Sasdrich, P. et al. 2020. Low-Latency Hardware Masking with Application to AES. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2020, 2 (Mar. 2020), 300–326. DOI:https://doi.org/10.13154/tches.v2020.i2.300-326.