New Circuit Minimization Techniques for Smaller and Faster AES SBoxes

Alexander Maximov and <u>Patrik Ekdahl</u> Ericsson Research


Preliminaries

AES Round Function

- SubBytes is the only non-linear part
- 16 8x8 SBoxes needed for a full implementation
- Forward only or combined SBox
- In ASICs
 - Look-up table
 - Gate implementation


What to remember:

- New improved methods for circuit minimization.
- New SBox architecture which improves the critical path.



Preliminaries


Basic flow of AES SBox



Direct implementation of inversion over Rijndael field is very complex.

Previous work (low area)


Rijmen [Rij00] proposed (based on Itoh and Tsujii [IT88]) to use a composite field and do the inversion in GF(2^4) instead.



- Satoh et al [SMT01] reduced inversion to $GF(2^2)$.
- Canright [Can05] investigated the importance of subfield representation.

Previous work (low depth)

Boyar, Peralta et al ([BP10a,BP10b,BP12,BFP18]) used a normal base $A=a_0Y + a_1Y^{16}$ and $A^{-1} = (AA^{16})^{-1}A^{16}$ (also based on Itoh and Tsujii [IT88]) to derive another implementation.




Several papers followed:

- Nogami et al [NNT+10], looking at mixed bases.
- Ueno et al [UHS+15], looking at redundant bases.
- Reyhani et al [RMTA18a,b], improving Boyar-Peralta (BP) search algorithm.
- Li et al [LSL+19], incorporating depth into BP algorithm.

Previous work (low depth)


Boyar, Peralta et al ([BP10a,BP10b,BP12,BFP18]) used a normal base $A=a_0Y + a_1Y^{16}$ and $A^{-1} = (AA^{16})^{-1}A^{16}$ (also based on Itoh and Tsujii [IT88]) to derive another implementation.



Several papers followed:

- Nogami et al [NNT+10], looking at mixed bases.
- Ueno et al [UHS+15], looking at redundant bases.
- Reyhani et al [RMTA18a,b], improving Boyar-Peralta (BP) search algorithm.
- Li et al [LSL+19], incorporating depth into BP algorithm.

Architectural starting point [BP12]



Basic problem statement:

Given a binary matrix M_{mxn} and the maximum allowed depth maxD, find the circuit of depth D \leq maxD with the minimum number of 2-input XOR gates such that it computes $Y = M \cdot X$.


$$y_0 = x_0 + x_2 + x_3 + x_4 y_1 = x_1 + x_2 + x_4 M = \begin{pmatrix} 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 \end{pmatrix} y_2 = x_0 + x_1 + x_3 + x_4$$

- Additional Input Requirement (AIR)
 Input signals may arrive with different delay d_i
 Additional Output Requirement (AOR)
- Output signals may need to be ready earlier, $e_i \leq maxD$


Our contributions

- New techniques for minimizing the Top and Bottom matrices (area with delay constraints).
 - Introduced a probabilistic heuristic approach to the cancellation-free algorithm by Paar [Paa97].
 - New cancellation-allowed exhaustive search algorithm, based on BP-algorithm [BP10a].
- Floating Multiplexers for the combined SBox.
- New generalization of BP-algorithm, allowing other types of gates.
 - New metrics, with lots of speed up tricks for the distance function.
 - Stack algorithm with a search tree.
- New architecture that removes the Bottom matrix and reduces the overall depth.
- New circuit for the inverse operation.
- Additional Transformation Matrices.

Combined SBox with multiplexers



Combined SBox with multiplexers



Example:

 $Y^{F} = X_{0} + X_{1}$ $Y^{I} = X_{0} + X_{2}$ $Y = MUX(select, X_{0} + X_{1}, X_{0} + X_{2})$

Input X

Mux

γI

YF

Replace with:

 $Y = MUX(select, X_1, X_2) + X_0$

Generally:

 $Y = A + MUX(select, B, C) \rightarrow$ $Y = A + \Delta + MUX(select, B + \Delta, C + \Delta)$

Boyar-Peralta algorithm [BP10a]

- Notion of a "**point**".
 - In original algorithm, this is a linear combination of input signals. Set of gates used G ={XOR}.
- Base set of **known** points S.
- Set of **target** points T, the rows y_i of M.
- Metric using a distance function $\delta_i(S, y_i)$.
- Set of **candidates** C.
- Try all base pair s_i , s_j in S_t and form a candidate $c = g(s_i, s_j)$, in this case: $c = s_i + s_j$
- Calculate the new distance vector Δ based on $S_t \cup c$
- We save the candidate c that gives the lowest distance $S_{t+1} = S_t \cup c$
- Repeat until the distance vector is all-zero.

 $S_0 = (x_0, x_1, \dots, x_4) = ([1,0,0,0,0], [0,1,0,0,0], \dots, [0,0,0,0,1])$

$$\begin{pmatrix} 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \end{pmatrix}$$

$$\Delta = (\delta_0, \delta_1, ..., \delta_{n-1}).$$

BP for Linear Circuits with Floating Multiplexers


- Include MUX, NMUX in the set of gates.
- A **point** is now a tuple p = (F, I)
 - F and I are linear combinations of input signals
 - Translated into $MUX(ZF, F \cdot X, I \cdot X)$
- Input points $X_k = (2^k, 2^k), k = 0, ..., n 1$
- Target points $Y_k = (Y_k^F, Y_k^I), k = 0, ..., m 1$
- Improved metrics and new algorithm (with lots of speed up) to calculate $\delta_i(S, y_i | Dmax)$.
- We keep track of AIR, and AOR at each stage.
- For the full Affine transformation, define the point as $p = (f, F, i, I) \rightarrow MUX(ZF, F \cdot X + f, I \cdot X + i)$

<u>The s</u>	<u>ix gates</u>
MUX(v,w)	MUX(w,v)
NMUX(v,w)	NMUX(w,v)
XOR(v,w)	XNOR(v,w)

BP for any Nonlinear Circuit

- Allow all kinds of gates in G (XOR, AND, MUX, ... 2-input, 3-input...).
- A **point** is now the truth table of a Boolean function.
 - Combine points using truth tables and gate functionality.
- Target points are the truth table for every output signal of the nonlinear block.
- Applicable to circuits of maximum 4-5 input signals, and the number of output signals is not limited.
- Used to derive a smaller inversion circuit over $GF(2^4)$.


Search Tree



~ 400 total children


— Try to keep leaves from as many different branches as possible

Search Tree



— Try to keep leaves from as many different branches as possible

New architecture for lower depths



The Bottom matrix only depends on the multiplication of the 4-bit signal **Y** with some linear combination of the input signal **U**

 $\boldsymbol{R} = Y_0 \cdot M_0 \cdot \boldsymbol{U} + \dots + Y_3 \cdot M_3 \cdot \boldsymbol{U}$

where M_i is an 8x8 matrix to be scalar multiplied by the Y_i bit.

Calculate *M_i* in parallel in Top matrix.

Assembling requires 56 gates (32NAND, 24XOR)

New circuit for the inversion in $GF(2^4)$

 $Y_{0} = X_{1}X_{2}X_{3} + X_{0}X_{2} + X_{1}X_{2} + X_{2} + X_{3}$ $Y_{1} = X_{0}X_{2}X_{3} + X_{0}X_{2} + X_{1}X_{2} + X_{1}X_{3} + X_{3}$ $Y_{2} = X_{0}X_{1}X_{3} + X_{0}X_{2} + X_{0}X_{3} + X_{0} + X_{1}$ $Y_{3} = X_{0}X_{1}X_{2} + X_{0}X_{2} + X_{0}X_{3} + X_{1}X_{3} + X_{1}$

- In [BP12] they found a circuit of 17 gates and depth 4 (with base gates {AND, XOR}).
- By applying the BP-algorithm for general non-linear circuits, we managed to achieve <u>9 gates and depth 3</u>.

T0 = NAND(X0, X2)	T3 = MUX(X1, X2, 1)	Y1 = MUX(T2, X3, T3)
T1 = NOR(X1, X3)	T4 = MUX(X3, X0, 1)	Y2 = MUX(X0, T2, X1)
T2 = XNOR(T0, T1)	Y0 = MUX(X2, T2, X3)	Y3 = MUX(T2, X1, T4)

We also found a small conventional (no MUXes) circuit of 15 gates and depth 3.

Additional Transformation Matrices

Excluding the final constant from the affine transformation, we can write the SBox as:

$$SBox(x) = x^{-1} \cdot A_{8x8}$$

In any field of characteristic 2, squaring, square root, and multiplication by a constant are linear functions. Thus, for any choice of $\alpha = 1 \dots 255$, and $\beta = 0 \dots 7$ we have:

 $Z(x) = \left(\alpha \cdot x^{2^{\beta}}\right)^{-1}$ Top matrix

 $SBox(x) = \sqrt[2^{\beta}]{\alpha \cdot Z(x)} \cdot A_{8x8}$ Bottom matrix

- For Forward (Inverse) we have 2040 choices. Tried all!
- For Combined we have 2040² = 4,161,600 choices. Based on the heuristic algorithm, we selected candidates to run the full generic floating multiplexer algorithm.

A similar approach was independently proposed in [UHNA19] but they only considered multiplication.


Forward SBox Results

Forward SBox	Area Siz	ze/Gates	Critical I	Path/Depth	-							
		Tech. GE		Tech. XOR	S							
Previous Results												
Canright [Can05]	80X0+3	4ND+6NR	19X0+	-3ND+1NR		Г		!			I	Our -
most famous design	120	226.40	23	20.796		300			~		····· C	Dur - trad
Boyar et al [BP12]	94X0	+34AD	13X	(O+3AD				\wedge				Our - bo
our starting point	128	264.24	16	14.932					$\langle A \rangle$			eyhani - eyhani -
Boyar et al [Boy]	81X0	+32ND	21X	(O+6ND	_	250		/ \	·····¥			Uene
record smallest	113	220.73	27	23.508			\wedge				F	Uen Boyar - s
Ueno et al [UHS ⁺ 15]	91X0+48ND+	13NR (+4IV)	10X0+5	ND (+1IV)							L	Joyai - 3
record fastest, formulas from [RMTA18a]	151(+4)	270.71	15(+1)	12.449	Im ²	200	····· / / ··· / / / / / / / / / / / / / / / / / / / /			Δ		
Reyhani-Light [RMTA18a]	69X0+43ND+	+7NR (+4IV)	16X0+4	ND (+1IV)	ר a (ר							
at CHES 2018	119(+4)	213.45	20(+1)	18.031	 Area (um ²)				\ \ \		\wedge	
Reyhani-Fast [RMTA18a]	79X0+43ND+	+7NR (+4IV)	11X0+5	ND (+1IV)	_	150						<u> </u>
at CHES 2018	129(+4)	236.75	16(+1)	13.449						M Y	2	\sim
Ueno et al [UHNA19]	90X0+4XN+100F	R+45AD (+10IV)	11X0+10R-	+3AD (+1IV)	_					\sim	A A	2
recent result	149(+10)	298.87	15(+1)	14.131	_	100					A	
Our Results												
Forward (fast)	77XO+1XN+4AD	+37ND+5NR+6MX	7X0+1XN+	1AD+2NR+1MX	_	50 L	600	700	800	900	1000	1 [.]
fast with depth 12	130	243.04	12	10.496			000	100			1000	I
Forward (tradeoff)	61X0+8XN+27N	D+5NR+8MX+2MI	8X0+2ND+	1ND+2NR+1MX	_				CIOCK	period (ps)		
area/speed tradeoff	111	216.75	14	12.263								
Forward (bonus)	58X0+6XN+2	7ND+5NR+6MX	18X0+2XN+	-1ND+2NR+1MX	_							
new record smallest	102	195.10	24	22.263								

1200

Combined SBox Results

Combined SBox	Area	Size/Gates	Critical F	Path/Depth		
	Std. gates	Tech. GE	Std. gates	Tech. XORs		
Previous Results						
Canright [Can05]	94X0+34ND)+6NR+16MX (+2IV)	20X0+3ND+20R+5NR			
most famous design	150(+2)	297.64	30	25.644		
Reyhani et al [RMTA18b]	81X0+32ND+40	OR+16NR+16MI (+8IV)	17X0+2ND+30R+6NR			
	149(+8)	290.13	28	23.608		
Ueno et al [UHNA19]	112X0+7XN+100	OR+45AN+16MX (+10IV)	11XO+3AN+10	R+2MX (+1IV)		
recent result	190 (+10)	393.40	17(+1)	15.681		
Our Results						
Combined (fast)	77X0+27XN+4	41ND+6NR+13MX+12MI	6X0+3XN+1ND+2NR+1MX+1MI			
fast with depth 14	176	351.65	14	12.312		
Combined (tradeoff)	70X0+21XN+	-27ND+5NR+17MX+5MI	7X0+4XN+1ND	+2NR+1MX+1MI		
area/speed tradeoff	145	296.99	16	14.305		
Combined (bonus)	70X0+9X	N+27ND+5NR+16MX	15X0+4XN+2ND+1NR+3MX			
new record smallest	127	253.35	25	22.675		



AES MixColumns results

Alexander also applied the algorithms to the AES MixColumns circuits

Previous results (XORs):	
103	Jean et al, CHES 2017
97	Krantz et al, ToSC 2017
95	Banik et al, ePrint Archive Report 2019/856
94	Tan and Peyrin, ePrint Archive Report 2019/847
Alexander's result:	
92 (depth 6)	Alexander Maximov, ePrint Archive Report 2019/833

Thank you.



www.ericsson.com