# Implementing RLWE-based Schemes Using an RSA Co-Processor

Martin R. Albrecht<sup>1</sup>, Christian Hanser<sup>2</sup>, Andrea Hoeller<sup>2</sup>, Thomas Pöppelmann<sup>3</sup>, Fernando Virdia<sup>1</sup>, Andreas Wallner<sup>2</sup>

<sup>1</sup>Information Security Group, Royal Holloway, University of London, UK

<sup>2</sup>Infineon Technologies Austria AG

<sup>3</sup>Infineon Technologies AG, Germany

August 26, 2019 CHES 2019 Atlanta, GA



## Overview

Prelude

- Prelude
  - Post-quantum cryptography
- 558 Deploying cryptography
  - Deployment in general
  - Lattice-based cryptography
- Ring arithmetic on RSA co-processors
  - Kronecker Substitution
  - Splitting rings
- **E** Implementation
- Future directions

Future directions

- [Sho97] introduces a fast<sup>1</sup> order-finding quantum algorithm that allows factoring and computing discrete logs in Abelian groups.
- Since then, there has been a growing effort to develop new public-key primitives that can resist cryptanalysis using large-scale general quantum computers.
- Many of the schemes proposed to NIST for standardisation are based on problems defined over polynomial rings, such as the RLWE problem.

Optimised implementations are an active area of research.

- In practice, cryptographic schemes have two crucial requirements<sup>2</sup>: high performance and ease of deployment.
- Optimised implementations are an active area of research.
- As part of the NIST process, designers were required to provide fast software implementations with a focus on modern CPU architectures.
- Furthermore, a lot of work has been done in the direction of constrained (often embedded) environments such as microcontrollers or *smart cards*.

Deployment in general

*Currently available* smart-cards provide low-power 16-bit and 32-bit CPUs and small amounts of RAM.

Deployment in general

- *Currently available* smart-cards provide low-power 16-bit and 32-bit CPUs and small amounts of RAM.
- These are augmented with specific co-processors enabling them to run Diffie-Hellman key exchange (over finite fields and elliptic curves) and RSA encryption and signatures.

These are augmented with specific co-processors enabling them to run Diffie-Hellman key exchange (over finite fields and elliptic curves) and RSA encryption and signatures.

32-bit CPUs and small amounts of RAM.

- For example, the SLE 78CLUFX5000 Infineon chip card provides:
  - 16-bit CPU @ 50 MHz, 16 Kbyte RAM, 500 Kbyte NVM,
  - AES and SHA256 co-processors (and DES!),
  - $\mathbb{Z}_N$  adder and multiplier for  $\log_2 N = 2200$  ("the RSA co-processor").

- These are augmented with specific co-processors enabling them to run Diffie-Hellman key exchange (over finite fields and elliptic curves) and RSA encryption and signatures.
- For example, the SLE 78CLUFX5000 Infineon chip card provides:
  - 16-bit CPU @ 50 MHz, 16 Kbyte RAM, 500 Kbyte NVM,
  - AES and SHA256 co-processors (and DES!),
  - $\mathbb{Z}_N$  adder and multiplier for  $\log_2 N = 2200$  ("the RSA co-processor").
- In this smart-card context, what would be required to run (ideal) lattice-based cryptography?

Lattice-based cryptography

The most expensive operation in RLWE-based schemes is computing MULADD(a, b, c):

$$a(x) \cdot b(x) + c(x) \mod (q, f(x)).$$

To reduce its cost, the · is often computed using the Number Theoretic Transform (NTT).

The most expensive operation in RLWE-based schemes is computing MULADD(a, b, c):

$$a(x) \cdot b(x) + c(x) \mod (q, f(x)).$$

- To reduce its cost, the · is often computed using the Number Theoretic Transform (NTT).
- In the embedded hardware setting, multiple designs for RLWE co-processors have been proposed<sup>3</sup>.
- Yet, new hardware design means having to implement, test, certify, and deploy!

Future directions

- Our approach: we construct a flexible *MULADD* gadget by reusing the RSA co-processor on current smart-cards.
- We demonstrate it by implementing a variant of Kyber with competitive performance on the SLE 78 platform.
- Throughout this work we refer to the original NIST PQC's first round design/parameters of Kyber.

Kronecker Substitution

### Kronecker Substitution

Kronecker Substitution (KS) is a classical technique in computational algebra for reducing polynomial arithmetic to large integer arithmetic [VZGG13, p. 245][Har09].

# Kronecker Substitution

- Kronecker Substitution (KS) is a classical technique in computational algebra for reducing polynomial arithmetic to large integer arithmetic [VZGG13, p. 245][Har09].
- The fundamental idea behind this technique is that univariate polynomial and integer arithmetic are identical except for carry propagation in the latter.

$$a = x + 2$$
  $A = a(100) = 100 + 2$   
 $b = 3x + 4$   $B = b(100) = 3 \cdot 100 + 4$   
 $a \cdot b = 3x^2 + 10x + 8$   $A \cdot B = 102 \cdot 304 = 31008$   
 $= 3 \cdot 100^2 + 10 \cdot 100 + 8$ 

This works if we choose a large enough integer to evaluate *a* and *b* on. It also works for signed coefficients [Har09].

Kronecker Substitution

It also works when evaluating  $a(x) \mod f(x)$ :

$$a = 3x^{2} + 10x + 8$$

$$f = x^{2} + 1$$

$$a \mod f = 3x^{2} + 10x + 8$$

$$-3(x^{2} + 1)$$

$$= 10x + 5$$

$$A = a(100) = 3 \cdot 100^{2} + 10 \cdot 100 + 8$$

$$F = f(100) = 100^{2} + 1$$

$$-3(100^{2} + 1)$$

$$= 1005 = 10 \cdot 100 + 5$$

Kronecker Substitution

By combining the two properties, and choosing fixed representatives for coefficients in  $\mathbb{Z}_q$ , it is possible to compute

$$a(x) \cdot b(x) + c(x) \bmod (q, f(x))$$

by

$$a(t) \cdot b(t) + c(t) \mod f(t)$$

where  $t \in \mathbb{Z}$  is large enough.

Since these are all integers, we can use our RSA co-processor to compute in  $\mathbb{Z}_{f(t)}$ !

Rings on RSA co-processors  $\circ\circ\circ\circ\bullet\circ$ 

Implementation

Future directions

Kronecker Substitution

How should we chose  $t=2^{\ell}\in\mathbb{Z}$ ? In [AHH+18], we provide a tight lower bound for correctness.

Kronecker Substitution

- How should we chose  $t=2^\ell\in\mathbb{Z}$ ? In [AHH+18], we provide a tight lower bound for correctness.

$$\ell > \log_2\left(kn\left\lfloor\frac{q}{2}\right\rfloor\eta + \eta + 1\right) + 1 \approx 24.5 \implies \ell = 25.$$

- This means having  $\log_2 f(t) = \log_2 f(2^{\ell}) > \ell \cdot n = 6400$ .
- Problem: our RSA multiplier computes  $x \cdot y \mod z$  where  $\log x$ ,  $\log y$ ,  $\log z < 2200$ .

- KS alone won't suffice. We can interpolate between full polynomial multiplication and KS.
- The idea is similar to Schönhage [Sch77] or Nussbaumer [Nus80].

Splitting rings

# Splitting rings

- KS alone won't suffice. We can interpolate between full polynomial multiplication and KS.
- The idea is similar to Schönhage [Sch77] or Nussbaumer [Nus80].
- The idea:  $a_0 + a_1 x + \dots + a_4 x^4 + a_5 x^5 = (a_0 + a_2 y + a_4 y^2) + (a_1 + a_3 y + a_5 y^2) x \mod (y x^2).$
- This technique enables us to compute the Kyber768 MULADD operation by combining Karatsuba-like multiplication of, say, degree 4 in x with KS for polynomials of degree 64 in y, using  $\ell > 25$  (we choose  $\ell = 32$ ).

Future directions

After all this work, we have a MULADD gadget running on an RSA co-processor. Is it worth it in practice?

Future directions

- After all this work, we have a MULADD gadget running on an RSA co-processor. Is it worth it in practice?
- Round 1 Kyber makes use of SHAKE-128 as XOF, SHAKE-256 as PRF, and SHA3 as hash function for the CCA transform.
- The SLE 78 has no Keccak-f co-processor, and software implementations are way too slow.

Future directions

- After all this work, we have a MULADD gadget running on an RSA co-processor. Is it worth it in practice?
- Round 1 Kyber makes use of SHAKE-128 as XOF, SHAKE-256 as PRF, and SHA3 as hash function for the CCA transform.
- The SLE 78 has no Keccak-f co-processor, and software implementations are way too slow.
- We circumvent this problem by defining an AES-based XOF and PRF, and use SHA256 for the CCA transform's G and H.
- A similar variant was introduced in NIST PQC's second round Kyber revision as "Kyber-90s".

### Table: Comparison of our work with other PKE or KEM schemes on SLE 78.

Scheme	Target	Gen	Enc	Dec
Kyber768 <sup>a</sup> (CPA; our work)	SLE 78	3,625,718	4,747,291	1,420,367
Kyber768 <sup>b</sup> (CCA; our work)	SLE 78	3,980,517	5,117,996	6,632,704
RSA-2048 <sup>c</sup>	SLE 78	-	≈ 300,000	≈ 21,200,000
RSA-2048 (CRT) <sup>d</sup>	SLE 78	-	$\approx$ 300,000	$\approx$ 6,000,000
Kyber768 (CPA+NTT) <sup>e</sup>	SLE 78	$\approx 10,000,000$	$\approx 14,600,000$	$\approx$ 5,400,000
NewHope1024 <sup>f</sup>	SLE 78	$\approx$ 14,700,000	$\approx$ 31,800,000	$\approx$ 15,200,000

 $<sup>^{</sup>a}$  CPA-secure Kyber variant using the AES co-processor to implement  $\mathrm{PRF}/\mathrm{XOF}$  and KS2 on SLE 78 @ 50 MHz.

<sup>&</sup>lt;sup>b</sup> CCA-secure Kyber variant using the AES co-processor to implement PRF/XOF, the SHA-256 co-processor to implement G and H and KS2 on SLE 78 @ 50 MHz.

C RSA-2048 encryption with short exponent and decryption without CRT and with countermeasures on SLE 78 @ 50 MHz. Extrapoliation based on data-sheet.

d RSA-2048 decryption with short exponent and decryption with CRT and countermeasures on SLE 78 @ 50 MHz. Extrapoliation based on data-sheet.

Extrapolation of cycle counts of CPA-secure Kyber768 based on our implementation assuming usage of the AES co-processor to implement PRF/XOF and a software implementation of the NTT with 997,691 cycles for an NTT on SLE 78 @ 50 MHz.

f Reference implementation of constant time ephemeral NewHope key exchange (n=1024) [ADPS16] modified to use the AES co-processor as PRNG on SLE 78 @ 50 MHz.

### Investigate other schemes:

- ThreeBears [Ham17] (uses only integers, but they are too long for the SLE 78 co-processor) or SABER [DKRV17] (similar design, power-of-two q).
- Try designing a scheme with parameters such that each packed polynomial fits directly into a co-processor register (prime cyclotomic? Kyber with smaller non-NTT-friendly q?).
- 🔀 Try implementing a signature scheme, e.g. Dilithium.

#### Final idea:

- LWE-based CPA schemes tolerate some small level of noise added to the ciphertext.
- Maybe we can choose  $\ell$  smaller than what our correctness lower bound requires.
- We could introduce carry-over errors when computing

$$a \cdot b + c \mod f$$
.

If we can bound the error norm, we may still get correct decryption, with smaller packed polynomials.

### You can find:

- the paper @ https://ia.cr/2018/425
- the code @
  https://github.com/fvirdia/lwe-on-rsa-copro
- 💴 me @ https://fundamental.domains

Scheme	Cycles
KYBER.CPA.IMP.GEN (HW-AES: PRF/XOF)	3,625,718
KYBER.CPA.IMP.ENC (HW-AES: PRF/XOF)	4,747,291
KYBER.CPA.IMP.DEC	1,420,367
KYBER.CCA.IMP.GEN (HW-AES: PRF/XOF; SW-SHA3: H) KYBER.CCA.IMP.ENC (HW-AES: PRF/XOF; SW-SHA3: G, H) KYBER.CCA.IMP.DEC (HW-AES: PRF/XOF; SW-SHA3: G, H)	14,512,691 18,051,747 19,702,139
KYBER.CCA.IMP.GEN (HW-AES: PRF/XOF; HW-SHA-256: H)	3,980,517
KYBER.CCA.IMP.ENC (HW-AES: PRF/XOF; HW-SHA-256: G, H)	5,117,996
KYBER.CCA.IMP.DEC (HW-AES: PRF/XOF; HW-SHA-256: G, H)	6,632,704

Table: Performance of our work on the SLE 78 target device in clock cycles.



Erdem Alkim, Léo Ducas, Thomas Pöppelmann, and Peter Schwabe.

Post-quantum key exchange - A new hope.

In Thorsten Holz and Stefan Savage, editors, *USENIX Security 2016*, pages 327–343. USENIX Association, August 2016.



Martin R. Albrecht, Christian Hanser, Andrea Hoeller, Thomas Pöppelmann, Fernando Virdia, and Andreas Wallner.

Implementing RLWE-based schemes using an RSA co-processor.

IACR TCHES, 2019(1):169–208, 2018.

https://tches.iacr.org/index.php/TCHES/article/view/7338.



Divesh Aggarwal, Antoine Joux, Anupam Prakash, and Mikos Santha. Mersenne-756839.

Technical report, National Institute of Standards and Technology, 2017. available at https://csrc.nist.gov/projects/post-quantum-cryptography/round-1-submissions.



A. Aysu, C. Patterson, and P. Schaumont.

Low-cost and area-efficient fpga implementations of lattice-based cryptography. In 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pages 81–86, June 2013.



Lejla Batina and Matthew Robshaw, editors. CHES 2014, volume 8731 of LNCS. Springer, Heidelberg, September 2014.



D. D. Chen, N. Mentens, F. Vercauteren, S. S. Roy, R. C. C. Cheung, D. Pao, and I. Verbauwhede.



High-speed polynomial multiplication architecture for ring-lwe and she cryptosystems.

IEEE Transactions on Circuits and Systems I: Regular Papers, 62(1):157–166, Jan 2015.



Jan-Pieter D'Anvers, Angshuman Karmakar, Sujoy Sinha Roy, and Frederik Vercauteren

Saber

Technical report, National Institute of Standards and Technology, 2017. available at https://csrc.nist.gov/projects/post-quantum-cryptography/ round-1-submissions.



Norman Göttert, Thomas Feller, Michael Schneider, Johannes Buchmann, and Sorin A Huss

On the design of hardware building blocks for modern lattice-based encryption schemes

In Emmanuel Prouff and Patrick Schaumont, editors, CHES 2012, volume 7428 of LNCS, pages 512-529. Springer, Heidelberg, September 2012.



Mike Hamburg.

Three bears.

Technical report. National Institute of Standards and Technology, 2017. available at https://csrc.nist.gov/projects/post-quantum-cryptography/ round-1-submissions



David Harvey.

Faster polynomial multiplication via multipoint kronecker substitution. 900

Future directions

J. Symb. Comput., 44(10):1502-1510, 2009.



Prelude

Zhe Liu, Thomas Pöppelmann, Tobias Oder, Hwajeong Seo, Sujoy Sinha Roy, Tim Güneysu, Johann Großschädl, Howon Kim, and Ingrid Verbauwhede. High-performance ideal lattice-based cryptography on 8-bit AVR microcontrollers.

ACM Trans. Embedded Comput. Syst., 16(4):117:1-117:24, 2017.



H. Nussbaumer.

Fast polynomial transform algorithms for digital convolution. *IEEE Transactions on Acoustics, Speech, and Signal Processing*, 28(2):205–215, Apr 1980.



Thomas Pöppelmann, Léo Ducas, and Tim Güneysu. Enhanced lattice-based signatures on reconfigurable hardware. In Batina and Robshaw [BR14], pages 353–370.



Thomas Pöppelmann and Tim Güneysu.

Towards efficient arithmetic for lattice-based cryptography on reconfigurable hardware.

In Alejandro Hevia and Gregory Neven, editors, *LATINCRYPT 2012*, volume 7533 of *LNCS*, pages 139–158. Springer, Heidelberg, October 2012.



Thomas Pöppelmann and Tim Güneysu.

Towards practical lattice-based public-key encryption on reconfigurable hardware.

In Tanja Lange, Kristin Lauter, and Petr Lisonek, editors, *SAC 2013*, volume 8282 of *LNCS*, pages 68–85. Springer, Heidelberg, August 2014.



T. Pöppelmann and T. Güneysu.

Area optimization of lightweight lattice-based encryption on reconfigurable hardware.

In 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pages 2796–2799, June 2014.



Thomas Pöppelmann, Tobias Oder, and Tim Güneysu. High-performance ideal lattice-based cryptography on 8-bit ATxmega microcontrollers.

In Kristin E. Lauter and Francisco Rodríguez-Henríquez, editors, *LATINCRYPT 2015*, volume 9230 of *LNCS*, pages 346–365. Springer, Heidelberg, August 2015.



Oscar Reparaz, Sujoy Sinha Roy, Frederik Vercauteren, and Ingrid Verbauwhede. A masked ring-LWE implementation.

In Tim Güneysu and Helena Handschuh, editors, *CHES 2015*, volume 9293 of *LNCS*, pages 683–702. Springer, Heidelberg, September 2015.



Sujoy Sinha Roy, Frederik Vercauteren, Nele Mentens, Donald Donglong Chen, and Ingrid Verbauwhede.

Compact ring-LWE cryptoprocessor.

In Batina and Robshaw [BR14], pages 371-391.



Arnold Schönhage.

Schnelle multiplikation von polynomen über körpern der charakteristik 2. Acta Informatica, 7(4):395-398, Dec 1977.



Prelude

Peter W. Shor.

Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer.

SIAM J. Comput., 26(5):1484-1509, October 1997.



Joachim Von Zur Gathen and Jürgen Gerhard. *Modern computer algebra*.

Cambridge university press, 2013.