



Joël Cathébras Alexandre Carbon Renaud Sirdey Nicolas Ventroux

Peter Milder

DATA FLOW ORIENTED HARDWARE DESIGN OF RNS-BASED POLYNOMIAL MULTIPLICATION FOR SHE ACCELERATION

Conference on Cryptographic Hardware and Embedded Systems 2018 | Amsterdam, The Netherlands | 09-10-18

List CERTECT IMPLEMENTATION PROBLEMATIC FOR RLWE-BASED LEVELED-FHE SCHEMES

- Handling polynomial of $\mathbf{R} = \mathbb{Z}[X]/(F(X))$ and $\mathbf{R}_q = \mathbf{R}/q\mathbf{R}$:
 - Modulus q ~ several hundred of bits
 - deg(F) ~ several thousand

 ↓ Impact Security Multiplicative depth

ListIMPLEMENTATION PROBLEMATICCOltectFOR RLWE-BASED LEVELED-FHE SCHEMES

- Handling polynomial of $\mathbf{R} = \mathbb{Z}[X]/(F(X))$ and $\mathbf{R}_q = \mathbf{R}/q\mathbf{R}$:
 - Modulus q ~ several hundred of bits
 - deg(F) ~ several thousand
- Residue Number System:





ListIMPLEMENTATION PROBLEMATICCaltechFOR RLWE-BASED LEVELED-FHE SCHEMES

- Handling polynomial of $\mathbf{R} = \mathbb{Z}[X]/(F(X))$ and $\mathbf{R}_q = \mathbf{R}/q\mathbf{R}$:
 - Modulus q ~ several hundred of bits
 - deg(F) ~ several thousand
- Residue Number System:





- Bajard et al. in 2016, further simplified by Halevi et al. in 2018 :
 - **RNS** compatible FV. Dec_{*RNS*} and FV. Mult&Relin_{*RNS*}.
 - New rlk_{RNS} : pair of $k \times k$ -matrices with elements in R_{q_i} for *i* in 1, ..., *k*.
 - Performance bottleneck: Residue Polynomial Multiplication (R_{q_i} 's products)

ListIMPLEMENTATION PROBLEMATICCalechFOR RLWE-BASED LEVELED-FHE SCHEMES

- Handling polynomial of $\mathbf{R} = \mathbb{Z}[X]/(F(X))$ and $\mathbf{R}_q = \mathbf{R}/q\mathbf{R}$:
 - Modulus q ~ several hundred of bits
 - deg(F) ~ several thousand
- Residue Number System:





- Bajard et al. in 2016, further simplified by Halevi et al. in 2018 :
 - **RNS** compatible FV. Dec_{*RNS*} and FV. Mult&Relin_{*RNS*}.
 - New rlk_{RNS} : pair of $k \times k$ -matrices with elements in R_{q_i} for *i* in 1, ..., *k*.
 - Performance bottleneck: Residue Polynomial Multiplication (R_{q_i} 's products)
- Negative Wrapped Convolution over $R_{q_i} = \mathbb{Z}_{q_i}[X]/(F(X))$:
 - No polynomial modular reduction.
 - Restrict the choice of $F(X) = X^n + 1$ with *n* a power of 2.
 - Restrict the choice of q_i : $q_i \equiv 1 \mod 2n$.
 - 2*nk* precomputed values: $(\psi_i^j)_{0 \le j < 2n}$, where ψ_i a *n*-th primitive root of -1 in $\mathbb{Z}_{q_i}^*$.

RELATED WORKS (HARDWARE ACCELERATION)

- Migliore et al. 2018: Karatsuba rather than NWC (no RNS)
 - Finer choice of F(X) allowing batching of binary messages.
 - Asymptotic complexity in $O(n^{1,585})$ Vs $O(n \log n)$: turning point (n = 6144, $\log_2 q = 512$). Not sufficient to target large multiplicative depth.
- Öztürk et al. 2015: RNS and NTT approach for LTV scheme (no NWC)
 - Memory-access iterative NTT.

list

Ceatech

• External pre-computation of NTT twiddle factors.

Use communication bandwidth for non-payload data.

- Cousins et al. 2017: RNS and NTT approach for LTV scheme
 - Dataflow oriented pipelined NTT.
 - Local storage of all twiddle factors at compile time.

Storage cost in O(kn), dependent of RNS basis size.

• Sinha Roy et al. 2015: RNS and NTT (no NWC) approach for RLWE-based scheme

- Memory-access iterative NTT.
- Local storage of a subset of the twiddle factors, and computation on-the-fly of the others. Better storage in $O(k \log n)$, but still dependent of RNS basis size.

Dataflow oriented NWC with on-the-fly computation of twiddle factors



One NWC over $\mathbf{R} \Leftrightarrow O(k)$ smaller NWC over the \mathbf{R}_{q_i} 's : $C_i = \text{NWC}_i(A_i, B_i)$

- **Required values for** NWC_i:
 - ψ_i : a *n*-th primitive root of -1 over $\mathbb{Z}_{q_i}^* \Rightarrow \omega_i = \psi_i^2 \mod q_i$ is a *n*-th primitive root of 1 over $\mathbb{Z}_{q_i}^*$



|7



One NWC over $\mathbf{R} \Leftrightarrow O(k)$ smaller NWC over the \mathbf{R}_{q_i} 's : $C_i = \text{NWC}_i(A_i, B_i)$

• **Required values for** NWC_i:

O(w) seeds $\ll O(n)$ twiddles

• ψ_i : a *n*-th primitive root of -1 over $\mathbb{Z}_{q_i}^* \Rightarrow \omega_i = \psi_i^2 \mod q_i$ is a *n*-th primitive root of 1 over $\mathbb{Z}_{q_i}^*$



8



One NWC over $\mathbf{R} \Leftrightarrow O(k)$ smaller NWC over the \mathbf{R}_{q_i} 's : $C_i = \text{NWC}_i(A_i, B_i)$

- **Required values for** NWC_i:
 - ψ_i : a *n*-th primitive root of -1 over $\mathbb{Z}_{q_i}^* \Rightarrow \omega_i = \psi_i^2 \mod q_i$ is a *n*-th primitive root of 1 over $\mathbb{Z}_{q_i}^*$





One NWC over $\mathbf{R} \Leftrightarrow O(k)$ smaller NWC over the \mathbf{R}_{q_i} 's : $C_i = \text{NWC}_i(A_i, B_i)$

- **Required values for** NWC_i:
 - ψ_i : a *n*-th primitive root of -1 over $\mathbb{Z}_{q_i}^* \Rightarrow \omega_i = \psi_i^2 \mod q_i$ is a *n*-th primitive root of 1 over $\mathbb{Z}_{q_i}^*$





One NWC over $\mathbf{R} \Leftrightarrow O(k)$ smaller NWC over the \mathbf{R}_{q_i} 's : $C_i = \text{NWC}_i(A_i, B_i)$

- **Required values for** NWC_i:
 - ψ_i : a *n*-th primitive root of -1 over $\mathbb{Z}_{q_i}^* \Rightarrow \omega_i = \psi_i^2 \mod q_i$ is a *n*-th primitive root of 1 over $\mathbb{Z}_{q_i}^*$





- SPIRAL tool: DFT hardware generator.
 - Design space exploration.

- SPIRAL tool: DFT hardware generator.
 - Design space exploration.
 - Complex arithmetic $\Rightarrow \mathbb{Z}_{q_i}$ modular arithmetic.

 $q_i \leftarrow \text{NFLlib}$ prime selection. Barrett modular reduction.

$$(v_i = \left\lfloor \frac{2^{2(s+2)}}{q_i} \right\rfloor \mod 2^{s+2})$$



• SPIRAL tool: DFT hardware generator.

- Design space exploration.
- Complex arithmetic $\Rightarrow \mathbb{Z}_{q_i}$ modular arithmetic.
- Modifying twiddle factor handling.

 $q_i \leftarrow \text{NFLlib}$ prime selection. Barrett modular reduction.

$$(v_i = \left\lfloor \frac{2^{2(s+2)}}{q_i} \right\rfloor \mod 2^{s+2})$$



Characteristics:

- $L = (\log_r n)$ stages.
- w words per cycles.
- One transform every $T = \frac{n}{w}$ cycles.



• SPIRAL tool: DFT hardware generator.

- Design space exploration.
- Complex arithmetic $\Rightarrow \mathbb{Z}_{q_i}$ modular arithmetic.
- Modifying twiddle factor handling.

 $q_i \leftarrow \text{NFLlib}$ prime selection. Barrett modular reduction.

$$(v_i = \left\lfloor \frac{2^{2(s+2)}}{q_i} \right\rfloor \mod 2^{s+2})$$



Conference on Cryptographic Hardware and Embedded Systems 2018 | Amsterdam, The Netherlands | 09-10-18





twiddle flow > read addresses write addresses write enables : stage index *t* : way index (in 0, ..., $\frac{w}{2} - 1$)

Cyclic access and reprogramming of TWB







twiddle flow read addresses write addresses write enables l : stage index t : way index (in $0, ..., \frac{w}{2} - 1$)





twiddle flow read addresses write addresses write enables l : stage index t : way index (in 0, ..., $\frac{w}{2} - 1$)









• Example of reprogram counters (r = 2, n = 16, w = 4):

twiddles $\Rightarrow w/2$ words per cyclesSelect from the flow \Rightarrow Update we_(l, t) and wr_addr_(l, t)prg_tw_0 $\longrightarrow \omega_i^0, \omega_i^2, \omega_i^4, \omega_i^6$ Counter for mem(2,1): offset 1, step 2, index 0 ω_i^2, ω_i^6 prg_tw_1 $\longrightarrow \omega_i^1, \omega_i^3, \omega_i^5, \omega_i^7$ Counter for mem(3,1): offset 0, step 1, index 1 $\omega_i^1, \omega_i^3, \omega_i^5, \omega_i^7$

List
CE2 LechRPM CHARACTERIZATION
PROOF-OF-CONCEPT INTEGRATION (1)



List
CE2 LechRPM CHARACTERIZATION
PROOF-OF-CONCEPT INTEGRATION (1)



RPM more constraining resources:

- BRAM slices
- DSP slices
- PCle bandwidth

How does RPM scale in SHE context?

22

List
C23 LechRPM CHARACTERIZATION
PROJECTIONS (1)

• Impact of the polynomial degree n (w = 2 and $\log_2 q_i = 30$): Xilinx Virtex 7: XC7VX690T-2-FFG1157C

Resource limitation (FPGA / PCIe Gen3 x8)



| 23

List
C22 LechRPM CHARACTERIZATION
PROJECTIONS (2)

• Impact of the streaming width w ($n = 2^{14}$ and $\log_2 q_i = 30$): Xilinx Virtex 7: XC7VX690T-2-FFG1157C

Resource limitation (FPGA / PCIe Gen3 x8)



List
C22LechRPM CHARACTERIZATION
PROJECTIONS (3)

• Impact of the RNS prime size $\log_2 q_i$ ($n = 2^{14}$ and w = 2): Xilinx Virtex 7: XC7VX690T-2-FFG1157C

Resource limitation (FPGA / PCIe Gen3 x8)



Balanced impact on DSP and BRAMRequired Bandwidthutilization.may become restrictive.



• Raw performances:

RPM / s
$$\frac{f_{RPM}}{\frac{n}{W}}$$
Required
bandwidth~ $f_{RPM} 3w \log_2 q_i$

• Performance projection @200MHz:

With respect to timing from [HPS18] ($\lambda > 128$)

		Paran	neter	8		RPM	Mul.RPM		Re	lin.RPM	Total	BW
L	n	S_q	s	$_{k}$	w	$1/\mathrm{ms}$	3(k+k')	ms (\mathbf{su})	$2k^2$	ms(su)	ms (su)	GB/s
1	2^{12}	94		4		97.7	27	0.3 (37.3)	32	0.3 (5.1)	6.3(2.8)	4.5
5	2^{13}	141	30	5		48.8	33	0.7 (44.7)	50	1.0 (6.9)	18.2(3.0)	4.5
10	2^{14}	235		30 8 13	2	04.4	51	2.1 (49.9)	128	5.2 (7.2)	63(3.1)	4.5
20	2^{14}	376				24.4	81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
30	2^{15}	564		19		12.2	117	9.6 (53)	722	59.1 (7.6)	442.6 (3.0)	4.5
	2^{14}				2	24.4	81	3.3 (48.4)	338	13.8 (6.3)	119.3 (2.9)	4.5
00		970	20	10	4	48.8		1.7 (96.7)		6.9 (12.6)	110.7(3.2)	9
20		370	5 30	13	8	97.7		0.8 (193.5)		3.5 (25.1)	106.4(3.3)	18
					16	195.3		0.4 (387)		1.7 (50.3)	104.2(3.4)	36
			30	13	2 24.4		81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
			41	10			63	2.6 (62.2)	200	8.2 (10.6)	112.9(3.1)	6.15
20	2^{14}	376	51	8		2 24.4	51	2.1 (76.8)	128	5.2 (16.6)	109.4(3.2)	7.65
			$\frac{58}{62}$	7 7			45	1.8 (87.1)	98	4.0 (21.7)	108 (3.2)	$8.7 \\ 9.3$

26



PERFORMANCE PROJECTIONS: FV-RNS APPLICATION

• Raw performances:

RPM / s
$$\frac{f_{RPM}}{\frac{n}{W}}$$
Required
bandwidth~ $f_{RPM} 3w \log_2 q_i$

Scalability w.r.t. multiplicative depth:

- Speedup (su) is scalable.
- Realistic bandwidth usage.
- Timing after RPM speedup:
 - Basis ext. & Scaling: [77-86] %

27

- RPMs: [9-16] %
- RPM Vs NTT implementation?
- Performance projection @200MHz:

With respect to timing from [HPS18] ($\lambda > 128$)

		Paran	neters	5		RPM	Mul.RPM		Re	lin.RPM	Total	BW
L	n	S_q	\boldsymbol{s}	k	w	$1/\mathrm{ms}$	3(k+k')	ms (\mathbf{su})	$2k^2$	ms(su)	ms (su)	GB/s
1	2^{12}	94		4		97.7	27	0.3 (37.3)	32	0.3 (5.1)	6.3(2.8)	4.5
5	2^{13}	141		5		48.8	33	0.7 (44.7)	50	1.0 (6.9)	18.2(3.0)	4.5
10	2^{14}	235	30	0 8 13	2	2 24.4	51	2.1 (49.9)	128	5.2 (7.2)	63(3.1)	4.5
20	2^{14}	376					81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
30	2^{15}	564		19		12.2	117	9.6 (53)	722	59.1 (7.6)	442.6 (3.0)	4.5
			30		2	24.4	81	3.3 (48.4)		13.8 (6.3)	119.3(2.9)	4.5
20	2^{14}	976		13	4	48.8		1.7 (96.7)	338	6.9 (12.6)	110.7(3.2)	9
20		370			8	97.7		0.8 (193.5)		3.5 (25.1)	106.4(3.3)	18
					16	195.3		0.4 (387)		1.7 (50.3)	104.2(3.4)	36
			30	13	2		81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
			41	10			63	2.6 (62.2)	200	8.2 (10.6)	112.9(3.1)	6.15
20	2^{14}	376	51	8		24.4	51	2.1 (76.8)	128	5.2 (16.6)	109.4(3.2)	7.65
			$\frac{58}{62}$	7 7			45	1.8 (87.1)	98	4.0 (21.7)	108 (3.2)	$8.7 \\ 9.3$



PERFORMANCE PROJECTIONS: FV-RNS APPLICATION

• Raw performances:

RPM / s
$$\frac{f_{RPM}}{\frac{n}{w}}$$
Required
bandwidth~ $f_{RPM} 3w \log_2 q_i$

Scalability w.r.t. multiplicative depth:

- Speedup (su) is scalable.
- Realistic bandwidth usage.
- Timing after RPM speedup:
 - Basis ext. & Scaling: [77-86] %
 - RPMs: [9-16] %
- RPM Vs NTT implementation?
- Performance projection @200MHz:

With respect to timing from [HPS18] ($\lambda > 128$)

		Paran	neter	5		RPM	Mul	.RPM	\mathbf{Re}	lin.RPM	Total	BW
L	n	S_q	\boldsymbol{s}	k	w	$1/\mathrm{ms}$	3(k+k')	ms (\mathbf{su})	$2k^2$	ms (su)	ms (su)	GB/s
1	2^{12}	94	30	4		97.7	27	0.3 (37.3)	32	0.3 (5.1)	6.3(2.8)	4.5
5	2^{13}	141		5	2	48.8	33	0.7 (44.7)	50	1.0 (6.9)	18.2(3.0)	4.5
10	2^{14}	235		8 13 19		04.4	51	2.1 (49.9)	128	5.2 (7.2)	63(3.1)	4.5
20	2^{14}	376				24.4 12.2	81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
30	2^{15}	564					117	9.6 (53)	722	59.1 (7.6)	442.6 (3.0)	4.5
	2^{14}	376			2	24.4	81	3.3 (48.4)		13.8 (6.3)	119.3(2.9)	4.5
20			30	19	4	48.8		1.7 (96.7)	338	6.9 (12.6)	110.7(3.2)	9
20				13	8	97.7		0.8 (193.5		3.5 (25.1)	106.4(3.3)	18
					16	195.3		0.4 (387)		1.7 (50.3)	104.2(3.4)	36
			30	13			81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
20			41	10		2 24.4	63	2.6 (62.2)	200	8.2 (10.6)	112.9(3.1)	6.15
	2^{14}	376	51	8	2		51	2.1 (76.8)	128	5.2 (16.6)	109.4(3.2)	7.65
			$\frac{58}{62}$	7 7			45	1.8 (87.1)	98	4.0 (21.7)	108 (3.2)	$\frac{8.7}{9.3}$

Increasing parallelism:

- Greatly improves speedup.
- Bandwidth and DSPs may be quickly restrictive.

28



PERFORMANCE PROJECTIONS: FV-RNS APPLICATION

• Raw performances:

RPM / s
$$\frac{f_{RPM}}{\frac{n}{w}}$$
Required
bandwidth~ $f_{RPM} 3w \log_2 q_i$

• Performance projection @200MHz:

With respect to timing from [HPS18] ($\lambda > 128$)

		Paran	neters	s		RPM	Mul.RPM		Re	lin.RPM	Total	BW
L	n	S_q	s	$_{k}$	w	$1/\mathrm{ms}$	3(k+k')	ms (\mathbf{su})	$2k^2$	ms (su)	ms (su)	GB/s
1	2^{12}	94		4		97.7	27	0.3 (37.3)	32	0.3 (5.1)	6.3(2.8)	4.5
5	2^{13}	141	30	5 30 8	2	48.8	33	0.7 (44.7)	50	1.0 (6.9)	18.2(3.0)	4.5
10	2^{14}	235					51	2.1 (49.9)	128	5.2 (7.2)	63(3.1)	4.5
20	2^{14}	376			13		24.4	81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)
30	2^{15}	564		19		12.2	117	9.6 (53)	722	59.1 (7.6)	442.6 (3.0)	4.5
		376			2	24.4	81	3.3 (48.4)		13.8 (6.3)	119.3(2.9)	4.5
20	2^{14}		20) 13	4	48.8		1.7 (96.7)	220	6.9 (12.6)	110.7(3.2)	9
20			30		$\frac{8}{16}$	97.7		0.8 (193.5)	338	3.5 (25.1)	106.4(3.3)	18
						195.3		0.4 (387)		1.7 (50.3)	104.2(3.4)	36
			30	13			81	3.3 (48.4)	338	13.8 (6.3)	119.3(2.9)	4.5
			41	10	2		63	2.6 (62.2)	200	8.2 (10.6)	112.9(3.1)	6.15
20	2^{14}	376	51	8		24.4	51	2.1 (76.8)	128	5.2 (16.6)	109.4(3.2)	7.65
			58	7			15		00		100 (8.0)	8.7
			62	7			40	1.6 (87.1)	98	4.0 (21.7)	108(3.2)	9.3

Scalability w.r.t. multiplicative depth:

- Speedup (su) is scalable.
- Realistic bandwidth usage.
- Timing after RPM speedup:
 - Basis ext. & Scaling: [77-86] %
 - RPMs: [9-16] %
- RPM Vs NTT implementation?

Increasing parallelism:

- Greatly improves speedup.
- Bandwidth and DSPs are quickly restrictive.

Increasing prime size:

- Slightly improves speedup.
- Balanced cost on DSP and BRAM usage.
- Bandwidth may be restrictive.



- Hardware implementation for SHE should be flexible:
 - Refinement of parameter range still in progress.
 - Multiplicative depth has significant impact on both n and $\log_2 q$.
- Our response:
 - Dataflow RNS-based NWC with on-the-fly generation of twiddles.
 - Exploiting DSP knowledge on DFT implementation.
 - Minimize the impact of $\log_2 q$ on hardware design.

Research perspectives:

- NTT Vs RPM?
- Proper system integration
- Design space exploration with SPIRAL

• Application perspectives:

• Hybrid architecture for SHE acceleration

Thanks!

Questions?

Centre de Saclay Nano-Innov PC 172 - 91191 Gif sur Yvette Cedex



Conference on Cryptographic Hardware and Embedded Systems 2018 Amsterdam, The Netherlands | 09-10-18



Decryption function is an homomorphism:

 $c_1, c_2 \text{ two ciphertexts such that} \\ c_1 = \operatorname{Enc}(m_1) \text{ and } c_2 = \operatorname{Enc}(m_2) \qquad \Longrightarrow \qquad \begin{cases} & \operatorname{Dec}(c_1) \circ \operatorname{Dec}(c_2) = \operatorname{Dec}(c_1 \odot c_2) \\ & & m_1 \circ m_2 \iff c_1 \odot c_2 \end{cases}$

Semantic security : noise in ciphertexts



Homomorphic encryption has to be secure ... and correct !



MODULAR ARITHMETIC

• Modular Addition:



• Modular Subtraction:



• Modular Multiplication (NFLlib):





- Problematic of twiddle generation:
 - Data dependencies.
 - Modular multiplication latency.
 - Required throughput $T = \frac{n}{w}$.

Example of recurrence relation:

•
$$\psi^{2k} = \psi^k \cdot \psi^k$$
 and $\psi^{2k+1} = \psi^k \cdot \psi^{k+1}$

- Intermediate storage in $O\left(\frac{n}{4}\right)$
- Compute "at the earliest"





• Data flow twiddle generation:



• Minimize Generation Handler local storage:

bunch_t
$$\begin{cases} \psi^{t+1} & f_j = \psi^{jw} \\ \psi^{t+2} & bunch_{t_{next}} = f_j \cdot bunch_{t_{last}} \\ \psi^{t+w} & (t_{next} = j + t_{last}) \\ twiddle set \approx (bunch_t)_{t=0}^{T-1} \end{cases}$$
 by design parameter only by

j is upper bounded