Faster NTRU-based Bootstrapping in less than 4 ms

Zhihao Li\textsuperscript{1,2}, Xianhui Lu\textsuperscript{1,2}(✉), Zhiwei Wang\textsuperscript{1,2}, Ruida Wang\textsuperscript{1,2}, Ying Liu\textsuperscript{1,2}, Yinhang Zheng\textsuperscript{1,2}, Lutan Zhao\textsuperscript{1,2}, Kunpeng Wang\textsuperscript{1,2}, and Rui Hou\textsuperscript{1,2}

1 Key Laboratory of Cyberspace Security Defense, Institute of Information Engineering, Chinese Academy of Sciences, Beijing, China
2 School of Cyber Security, University of Chinese Academy of Sciences, Beijing, China
luxianhui@iie.ac.cn

Abstract. Bootstrapping is a critical technique in constructing fully homomorphic encryption (FHE), which serves to refresh the noise in FHE ciphertexts, enabling an arbitrary number of homomorphic operations. Among published results, the TFHE-rs library [Zam22] offers the fastest bootstrapping implementation on CPU platforms by taking advantage of AVX-512 instructions.
In this paper, we improve the efficiency of the bootstrapping algorithm based on the NTRU problem. First, we introduce the approximate gadget decomposition method tailored for NTRU ciphertext, reducing the number of NTT operations required for external products. Second, by integrating the approximate decomposition and key unrolling techniques, we improve the performance of CMux-based blind rotation. Third, for the automorphism-based blind rotation method, we present a hybrid window size technique that reduces the number of automorphisms by 34% compared to recent work [XZD\textsuperscript{+}23](in Crypto23).
Subsequently, we implement the proposed bootstrapping algorithm on the CPU platform with AVX instructions. Experimental results demonstrate that our method only takes 3.8ms, which achieves a 1.8× speedup compared to the TFHE-rs library. Finally, we propose an efficient FPGA accelerator based on the CMux method, which not only achieves the best performance but also exhibits high throughput advantages. Our accelerator can improve performance by 2× compared to state-of-the-art FPGA implementations (e.g., FPT).

Keywords: Fully Homomorphic Encryption · Bootstrapping · NTRU · Key Unrolling · Hybrid Window Size · AVX Instruction · FPGA Accelerator

1 Introduction

Fully homomorphic encryption (FHE) is a powerful cryptographic technology for privacy-preserving computation, allowing arbitrary computations on encrypted data without the need for decryption. In 2009, Gentry [Gen09] introduced the first FHE scheme based on ideal lattices. Specifically, the scheme proposed a specialized bootstrapping procedure capable of transforming a scheme with limited homomorphic properties into a fully homomorphic one by evaluating the decryption circuit. Bootstrapping is considered more intricate both in theory and practice when compared to other homomorphic operations. Thus, it has emerged as the primary efficiency bottleneck in FHE.

At present, existing FHE schemes are primarily based on three assumptions: Ring Learning With Errors (LWE/RLWE), NTRU, and Approximate Greatest Common Divisor (AGCD). Among these, AGCD-based schemes necessitate extensive parameters, rendering

Licensed under Creative Commons License CC-BY 4.0.
Received: 2024-01-15 Accepted: 2024-03-15 Published: 2024-07-18
them impractical for real-world applications. Conversely, (R)LWE and NTRU-based schemes showcase significant promise due to their robust algebraic structure and efficient polynomial evaluation employing the Fast Fourier Transform (FFT) and Number Theoretic Transform (NTT). Broadly, these FHE schemes can be categorized into three classes based on their data type. The first class facilitates modular arithmetic within a finite field by employing techniques like Single Instruction Multiple Data (SIMD) mode for packing multiple data into a single ciphertext. Noteworthy examples include the RLWE-based BGV [Bra12], BFV [FV12] schemes, and NTRU-based [BLLN13, LATV12] schemes. The second class, exemplified by the CKKS scheme [CKKS17], supports approximate homomorphic encryption and enables packing operations over complex vectors. However, bootstrapping for both classes often entails extremely computationally expensive techniques like homomorphic bit extraction or homomorphic modular reduction.

The last class focuses on evaluating boolean circuits, which are well-suited for tasks like comparison and decision diagram computation. This class includes (R)LWE-based schemes such as FHEW schemes [DM15, MP21, LMK+23] and TFHE scheme [CGGI20], as well as NTRU-based schemes [BIP+22, XZD+23], which offer faster bootstrapping for an LWE ciphertext. In more detail, given an LWE ciphertext \( \text{ct} = (a, b) \), the bootstrapping process can be divided into two steps. First, it homomorphically evaluates the RLWE or NTRU ciphertext of \( X_b + \sum_{i=0}^{n-1} a_i s_i \mod q \) through a procedure known as blind rotation. Next, a refreshed LWE ciphertext can be extracted using a predefined test polynomial. The two steps can be integrated during the implementation of algorithm. Currently, there are three strategies employed for performing the blind rotation procedure.

- The first one is the AP method [DM15] that uses \( a_i \) as a selector to pick all the evaluation keys that encrypt \( E(a \cdot s_i) \). It can support arbitrary key distributions, and requires large blind rotation keys to store multiple encryptions \( E(a \cdot s_i) \) for every secret key element \( s_i \). These keys are accumulated through external products to generate the final result.

- The second one is to design a special CMux gate proposed by [CGGI16] that can use \( E(s_i) \) as a selector between the original accumulator \( \text{acc} \) and a modified one \( \text{acc} \cdot X^a \). This approach requires \( n \) iterations and is more suitable for binary or ternary secret key distributions.

- Recently, Lee et al. [LMK+23] proposed the third method by utilizing the ring automorphism technique, which can also support arbitrary key distribution. Compared to the AP method, this alternative is more efficient and has smaller key sizes.

The comparisons of different schemes in terms of assumptions, key distributions, and blind rotation strategies are listed in Table 1.

When it comes to computational efficiency, the TFHE-rs library [Zam22] stands as the state-of-the-art CPU implementation, relying on the binary CMux gate approach. This implementation stands out by integrating techniques like approximate gadget decomposition and advanced vector extensions (AVX) instructions, which prove instrumental in improving the efficiency of blind rotation. It’s important to note that real-world applications often involve thousands of gates, leading to significant performance overhead in the TFHE-based mode. As a result, hardware acceleration has garnered widespread attention as a promising solution for performance enhancement. Extensive efforts have been devoted to exploring hardware-accelerated bootstrapping across various platforms, encompassing GPUs [MAAM20], FPGAs [GNT+21], and ASICs [JLJ22].
### Table 1: Comparisons of bootstrapping schemes.

<table>
<thead>
<tr>
<th>Schemes</th>
<th>Assumption</th>
<th>Key distribution</th>
<th>Methods</th>
</tr>
</thead>
<tbody>
<tr>
<td>[DM15]</td>
<td>RLWE</td>
<td>Gaussian</td>
<td>AP</td>
</tr>
<tr>
<td>[Per21]</td>
<td>AGCD</td>
<td>Gaussian</td>
<td>AP</td>
</tr>
<tr>
<td>[CGGI16]</td>
<td>RLWE</td>
<td>Binary</td>
<td>CMux</td>
</tr>
<tr>
<td>[BMMP18]</td>
<td>RLWE</td>
<td>Binary</td>
<td>CMux</td>
</tr>
<tr>
<td>[MP21]</td>
<td>RLWE</td>
<td>Ternary</td>
<td>CMux</td>
</tr>
<tr>
<td>[BIP+22]</td>
<td>NTRU</td>
<td>Ternary</td>
<td>CMux</td>
</tr>
<tr>
<td>[LMK+23]</td>
<td>RLWE</td>
<td>Gaussian</td>
<td>Auto.</td>
</tr>
<tr>
<td>[XZD+23]</td>
<td>NTRU</td>
<td>Gaussian</td>
<td>Auto.</td>
</tr>
</tbody>
</table>

### 1.1 Our Techniques and Contributions

Our main contribution lies in the efficient implementation of two NTRU-based gate bootstrapping schemes, achieved through algorithmic-level and implementation-level optimizations. At the algorithmic level, we significantly improve the efficiency of blind rotation by incorporating some advanced techniques as follows.

- **Approximate gadget decomposition with NTRU ciphertext.** We utilize the approximate gadget decomposition to accelerate the external product and reduce the key sizes of blind rotation for the NTRU accumulator. Compared to the exact gadget decomposition, approximate decomposition can reduce the decomposition length and the number of polynomial multiplications by introducing an approximation factor.

- **Key unrolling for NTRU-based CMux gate bootstrapping.** We apply the key unrolling technique [BMMP18] to NTRU-based CMux gate bootstrapping, which can further improve the efficiency of blind rotation. The new CMux gate can get the accumulator as $\text{NTRU}_{f,Q}(X^{a_{2i+1} + a_{2i+1} s_{2i+1} + 1})$ instead of $\text{NTRU}_{f,Q}(X^{a_{si}})$, and the entire blind rotation process only need to performs $n/2$ such CMux gates. Consequently, we can reduce the number of NTTs by almost half in blind rotation.

- **Improved automorphism-based blind rotation.** We propose a new automorphism-based blind rotation algorithm with NTRU accumulator by merging the consecutive empty sets and symmetric sets. This approach enables us to effectively reduce the number of required automorphisms to approximately $\frac{3}{5}n$.

As demonstrated in Table 9, our methods outperform existing schemes in terms of computational complexity, regardless of whether CMux or automorphism methods are employed. In addition, for automorphism-based blind rotation, our scheme also outperforms other schemes in terms of key size. At the implementation level, we provide the state-of-the-art CPU and FPGA implementations by optimizing the underlying operators and data flow.

- **CPU implementation with AVX instructions.** We use AVX instructions to improve building blocks of blind rotation, such as the approximate decomposition, NTT, and Hadamard multiplications, enabling them to be computed in parallel. In particular, NTT can obtain 16 parallelisms within 32bit word length under AVX-512 instruction, and the running time of the proposed CMux method is only 3.8 ms, which is 1.8 times faster than the state-of-the-art TFHE-rs [Zam22] library.
• **FPGA implementation.** We introduce a pioneering FPGA accelerator tailored for CMux-based bootstrapping to fully exploit the inherent parallelism in FHE computations. This accelerator incorporates a high-throughput (I)NTT design, schedule-optimized vector chaining, and a carefully designed memory architecture. To ensure a fair comparison with state-of-the-art FPGA implementation FPT [VBDV22], we meticulously fine-tuned the scheme’s parameters. The experimental results demonstrate that, under the same decryption failure rate, our implementation outperforms FPT with a $2 \times$ speedup.

In this paper, we focus on the gate bootstrapping mode of the FHEW and TFHE framework. It first performs homomorphic addition on the LWE ciphertext, and then refreshes the ciphertext through the bootstrapping procedure. The bootstrapping procedure involves a large number of NTT and Hadamard multiplication, whereas the first step is the addition of vector, whose computational cost is negligible compared to bootstrapping, as shown in the FHEW [DM15] and TFHE [CGGI16] schemes. Thus, we significantly improve the gate bootstrapping mode, which is 1.8 times faster than TFHE-rs implementation.

### 1.2 Related Work

The NTRU problem and the corresponding cryptosystem date back to the work by Hoffstein, Pipher, and Silverman [HPS98]. One of the earliest FHE schemes is [LATV12], and its scale-invariant version YASHE [BLLN13]. However, the security of NTRU-based cryptography has been controversial in recent years. Typically, Ducas et al. [DvW21] provide a tighter prediction for fatigue point as $Q \in O(N^{2.484})$. Consequently, the sublattice attack has rendered NTRU-based FHE schemes vulnerable, since these schemes require an exponentially large modulus $Q$ relative to the polynomial parameter $N$.

Afterward, Bonte et al. [BIP+22] and independently Kluczniak et al. [Klu22] presented a similar gate bootstrapping algorithm in the FHEW/TFHE framework based on NTRU and LWE assumptions. Since the blind rotation incurs only polynomial error growth, the modulus of these schemes satisfies the safety bounds. Additionally, their results show that the NTRU-based bootstrapping is more effective and uses smaller key sizes than the original TFHE scheme, which directly benefits from a single polynomial as opposed to a pair of polynomials in RLWE-based schemes. In recent work, Xiang et al. [XZD+23] proposed a bootstrapping method based on NTRU that utilizes ring automorphisms and extends the sample extraction technique to NTRU ciphertext, thereby improving upon the NTRU-to-LWE key switching method presented in [BIP+22].

The key unrolling technique, introduced in [BMMP18], aims to reduce the number of iterations required for the CMux gate in the TFHE scheme. Given an unrolling factor $m$, the technique is to compute $m$ dimensions of the secret key $s$ simultaneously, which can reduce the number of iterations from $n$ to $n/m$. The original BCU technique in [BMMP18] works with $m = 2$, while Joye et al. [JP22a] extends it to generalized unrolling factors, as well as arbitrary secret key distributions. It is important to note that while this technique can improve efficiency, it also leads to increased noise growth and larger blind rotation key sizes. Thus, there exists a trade-off between achieving practical scheme efficiency and considering factors like noise and key sizes.

Strong data dependency of blind rotation and high memory overloads is challenging in hardware implementation. Morshed et al. [MAAM20] ports the blind rotation to GPU and leverages the parallel processing capabilities of GPU with their multitude of cores for boolean and arithmetic circuits. This enables efficient execution of the bootstrapping process and improves overall performance. Gener et al. [GNT+21] introduces the first FPGA-based programmable vector engine for bootstrapping. However, the engine was developed without algorithmic optimization and thus exhibits high computing latency. Moreover, [VBDV22] develops the pipelined FFTs method on FPGA that naturally
supports a streaming architecture and reduces the latency. However, this work sacrifices the decryption failure rate for the algorithm level. Jiang et al. proposed MATCHA [JLJ22], the first customized ASIC accelerator for bootstrapping. The accelerator adopts and extends the bootstrapping unrolling scheme proposed by [BMMP18].

1.3 Paper Organization

The rest of the paper is organized as follows. We provide the necessary background knowledge and some general tools in FHE schemes in Section 2. In Section 3, we show the NTRU-based approximate decomposition and improved CMux-based bootstrapping algorithm. In Section 4, we demonstrate some optimization techniques for improving the automorphism-based bootstrapping algorithm. In Section 5, we present some details of the algorithm parameters and implementation, as well as some experimental results. In Section 6, we provide an FPGA implementation based on the improved CMux gate method. Finally, we conclude the paper in Section 8.

2 Background

2.1 Notation

The lower-case bold letters indicate vectors, e.g., \( \mathbf{a} \), and upper-case bold letters indicate matrices like \( \mathbf{A} \). The inner product between two vectors is denoted by \( \langle \mathbf{a}, \mathbf{b} \rangle \). For a real number \( r \), we write the floor, ceiling, and round functions as \( \lfloor r \rfloor \), \( \lceil r \rceil \), and \( \lfloor r \rfloor \), respectively. We denote the infinity norm \( ||\mathbf{u}|| \) for a vector \( \mathbf{u} \) and \( \mathbb{Z}_q \) the integer ring \( \mathbb{Z}/q\mathbb{Z} \) and the scope is \( [-q/2, q/2) \cap \mathbb{Z} \), and sometimes \( \lfloor x \rfloor \) is used to denote \( x \mod Q \). We use \( \leftarrow \) to denote randomly choosing an element from uniform and Gaussian distributions.

Let \( N \) be a power of 2, we denote the \( 2N \)-th cyclotomic ring by \( \mathbb{Z}[X]/(X^N + 1) \), and the quotient ring is \( \mathcal{R}_Q = \mathbb{Z}_Q[X]/(X^N + 1) \) with coefficients in \( \mathbb{Z}_Q \). For a polynomial \( s \), we denote \( \phi(s) = (s_0, ..., s_{N-1}) \in \mathbb{Z}_Q^N \) as the vector of coefficient. Furthermore, for a random variable \( a \in \mathbb{Z}_Q \), we denote \( \text{Var}(a) \) as the variance of \( a \). Similarly, for a ring element \( a = a_0 + a_1X + \cdots + a_{N-1}X^{N-1} \in \mathcal{R} \), we define \( \text{Var}(a) = \text{Var}(\phi(a)) \) as the variance among the coefficients of the polynomial \( a \). Finally, the function \( \min(x, y) \) is defined to return the value of the smaller number.

2.2 Gaussian Distribution

Gaussian Distribution. Given the Gaussian function \( \rho_{\sigma,c}(x) = \exp\left(-\frac{(x-c)^2}{2\sigma^2}\right) \), where \( \sigma, c \in \mathbb{R} \geq 0 \), the Gaussian distribution is defined over \( \mathbb{Z} \) as \( \rho_{\sigma,c}(\mathbb{Z}) = \sum_{i=-\infty}^{\infty} \rho_{\sigma,c}(i) \). Here each element in \( \mathbb{Z} \) is sampled with probability proportional to its probability mass function value under a Gaussian distribution over \( \mathbb{R} \).

Discrete Gaussian Distribution. The discrete Gaussian distribution with standard deviation \( \sigma \) and mean \( c \) is a distribution on \( \mathbb{Z} \) with the probability of \( x \in \mathbb{Z} \) given by \( \mathcal{D}_{\sigma,c} = \rho_{\sigma,c}(x)/\rho_{\sigma,c}(\mathbb{Z}) \). If \( c \) is omitted, then it is implicitly set to 0.

Subgaussian Distribution. The \( \alpha \)-subgaussian for distribution \( V \) over \( \mathbb{R} \) if the moment generating function satisfies \( \mathbb{E}[\exp(tV)] \leq \frac{1}{2}\exp(\alpha^2t^2) \) for all \( t \in \mathbb{R} \), where \( \mathbb{E} \) is the expectation function. It is easy to see that the variance of \( V \) satisfies \( \text{Var}(V) \leq \alpha^2 \). Subgaussian random variables have an important property, i.e., Pythagorean additivity. For two random variables, \( \alpha \)-subgaussian \( X \) and \( \beta \)-subgaussian \( Y \), let \( a \) and \( b \in \mathbb{Z} \), the random variable \( a \cdot X + b \cdot Y \) satisfies \( a^2 \cdot \alpha^2 + b^2 \cdot \beta^2 \)-subgaussian.
2.3 Digit Decomposition

For a fixed modulus $Q$ and the decomposition base $B$, we define the decomposition length as $d = \lceil \log_B Q \rceil$ and the gadget vector as $g = (B^0, B, \cdots, B^{d-1})$. Given a polynomial $a \in \mathbb{R}_Q$, we define the signed decomposition in base $B$ as

$$g^{-1}(a) = \left( [a]_B, \left\lfloor \frac{a}{B} \right\rfloor_B, \cdots, \left\lfloor \frac{a}{B^{d-1}} \right\rfloor_B \right) \in \mathbb{R}_B^d,$$

where each term belongs to $[-B/2, B/2]$. It is easy to see that $\langle g^{-1}(a), g \rangle \equiv a \mod Q$.

2.4 Hard Problems and Message Encoding

We recall the learning with errors (LWE) [Reg09], Ring learning with errors (RLWE) [LPR13], and NTRU [HPS98] problems, which are instantiated in FHE schemes.

**Definition 1.** (Decisional LWE Problem [Reg09]). For positive integers $q$ and $n$, and a noise distribution $\chi$ over $\mathbb{Z}$, the Decision - LWE problem is to distinguish the distribution between $(a, \langle a, s \rangle + e) \in \mathbb{Z}_q^n \times \mathbb{Z}_q$ and a pair uniformly chosen at random from $\mathbb{Z}_q^n \times \mathbb{Z}_q$, where $a \leftarrow \mathbb{Z}_q$ is chosen uniformly at random, $e \leftarrow \chi$ is chosen from the Gaussian distribution, and $s$ is the secret key that is chosen from $\mathbb{Z}_n$.

**Definition 2.** (Decisional RLWE Problem [LPR13]). For positive integers $Q$ and $N$, and a noise distribution $\chi$ over $\mathbb{R}$, the Decision - RLWE problem is to distinguish the distribution between $(a, as + e) \in \mathbb{R}_Q^n \times \mathbb{R}_Q$ and a pair uniformly chosen at random from $\mathbb{R}_Q \times \mathbb{R}_Q$, where $a$ is uniformly random in $\mathbb{R}_Q$, the error $e \leftarrow \chi_N$ is chosen from the Gaussian distribution, and $s$ is the polynomial secret key that is chosen from $\mathbb{R}$.

**Definition 3.** (Decisional NTRU Problem [HPS98]). For positive integers $Q$ and $N$, and a noise distribution $\chi$ over $\mathbb{R}$, the Decision - NTRU problem is to distinguish the distribution between $g/f \in \mathbb{R}_Q$ and a uniform chosen at random from $\mathbb{R}_Q$, where $g \leftarrow \chi_q$ is the noise polynomial, and the secret key $f$ is invertible in $\mathbb{R}_Q$.

In the homomorphic encryption scheme, there are two forms of encoding messages, known as least significant bit (LSB) encoding, and most significant bit (MSB) encoding. In this paper, we use MSB encoding by default, and its encoding and decoding functions are described as follows

$$\text{Encode} : \varphi = \left\lfloor \frac{t \cdot m + e}{q} \right\rfloor \mod t,$$

$$\text{Decode} : \left\lfloor \frac{t \cdot \varphi}{q} \right\rfloor \mod t,$$

where $m$ is the message, $t$ is the plaintext modulus, and $q$ is the ciphertext modulus. Note that we sometimes omit the encoding forms in ciphertexts for simplicity.

2.5 NTRU Ciphertext and Homomorphic Operation

In this subsection, we recall the NTRU encryption, and some homomorphic building blocks such as external products, key-switching and ring automorphisms.

2.5.1 NTRU Encryption

**Definition 4.** The NTRU ciphertext can be defined as

$$\text{NTRU}_f,Q(\mu) = (g + \mu)/f \in \mathbb{R}_Q,$$

where the error polynomial $g$ is taken from a Subgaussian Distribution, the secret key $f$ is from $\{-1, 0, 1\}^N$ with the variance $\text{Var}(f) = 1/\sqrt{2}$.
The structure of NTRU ciphertext allows for homomorphic addition and scalar multiplication operations. Given the NTRU samples $c_1$ and $c_2$ with the same secret key $f$, their terms can be added together to obtain:

$$c_1 + c_2 = (g_1 + g_2 + (\mu_1 + \mu_2))/f \in R_Q.$$ 

Moreover, the multiplication between a ciphertext and a scalar $z$ can be obtained directly from multiplying polynomials.

### 2.5.2 NTRU-based External Product

Bonte et al. [BIP+22] proposed a GSW-like NTRU ciphertext encryption, called NGS, in definition 5.

**Definition 5.** Given the gadget decomposition vector $g = (1, B, \ldots, B^{d-1})$, the NGS ciphertext is defined as

$$NGS_{f,Q}(m) = g/f + g \cdot m \in R_Q^d,$$

where $d = \lceil \log_B Q \rceil$, $g = (g_0, \ldots, g_{d-1})$, and $g_0, \ldots, g_{d-1}$ are the error polynomials.

**Lemma 1 (External Product).** Input an NTRU ciphertext $c_t = (g+\mu)/f \in NTRU_{f,Q}(\mu)$ with error variance $\text{Var}(\text{err}(c_t))$, and an NGS ciphertext $CT \in NGS_{f,Q}(m)$ with error variance $\text{Var}(\text{err}(CT))$, the external product $\circ$ outputs a new NTRU ciphertext $c_t' \in NTRU_{f,Q}(\mu m)$, and its variance satisfies $\text{Var}(\text{err}(c_t')) \leq N d^{B^2/12} \cdot \text{Var}(\text{err}(CT)) + \text{Var}(\text{err}(c_t))$.

**Proof.**

$$c_t' = ct \circ CT$$

$$= \langle g^{-1}(ct), CT \rangle$$

$$= \langle (g^{-1}(ct), g) \rangle/f + ct \cdot m$$

$$= \langle (g^{-1}(ct), g) + g \cdot m \cdot m/f \rangle \in R_Q,$$

where the noise term is $g' = \langle g^{-1}(ct), g \rangle + g \cdot m$. Let gadget decomposition be $g^{-1}(ct) = (c_0, \ldots, c_{d-1})$, where each term $c_i$ is viewed as uniformly distributed over $[-B/2, B/2]$. Thus, the variance of the noise is $\text{Var}(g') \leq N d^{B^2/12} \cdot \text{Var}(\text{err}(CT)) + \text{Var}(\text{err}(c_t)).$}

### 2.5.3 NTRU-based Key-switching and Automorphism

The key-switching technique can change secret keys in homomorphic encryption schemes. Lemma 2 shows the key-switching algorithm of NTRU ciphertext.

**Lemma 2 (NTRU Key Switching).** Input an NTRU ciphertext $c_t = (g+\mu)/f' \in NTRU_{f,Q}(\mu)$ with error variance $\text{Var}(\text{err}(c_t))$, and the switching key $\text{KSK} \in NGS_{f,Q}(f'/f)$ with error variance $\text{Var}(\text{err}(\text{KSK}))$, the NTRU key-switching algorithm computes the external product

$$\text{NTRU.KeySwitch}(ct) = ct \circ \text{KSK},$$

which outputs a new NTRU ciphertext $c_t' \in NTRU_{f,Q}(\mu)$, and its variance satisfies $\text{Var}(\text{err}(c_t')) \leq N d^{B^2/12} \cdot \text{Var}(\text{err}(\text{KSK})) + \text{Var}(\text{err}(c_t))$.

The proof of the lemma and the noise analysis can be referred to Appendix B.

For the polynomial ring $R_Q = \mathbb{Z}_Q[X]/(X^N + 1)$, where $N$ is a power of two, there are $N$ automorphisms as

$$\psi_j : R \rightarrow R, c(X) \rightarrow c(X^j)$$
for \( j \in \mathbb{Z}_{2^N} \). The automorphism operation can be applied to RLWE and NTRU ciphertexts. Formally, given an NTRU sample \( \text{ct} = (g + \mu)/f \in \mathcal{R}_Q \), and a switching key \( \text{KSK}_j \in \text{NGS}_{f(X),Q}(f(X)/f(X^j)) \), we define the automorphism \( \text{HomAuto}_j(\text{ct}, \text{KSK}_j) \) based on NTRU ciphertexts as follows:

- Let \( \psi_j(\text{ct}(X)) = (g(X^j) + \mu(X^j))/f(X^j) \in \mathcal{R}_Q \).
- Apply the NTRU key switching from the secret key \( f(X^j) \) to \( f(X) \).

The first step outputs an NTRU encryption of \( m(X^j) \) under the secret key \( f(X^j) \). In the second step, NTRU key-switching is used to switch the secret key from \( f(X^j) \) to \( f(X) \). Note that the automorphism \( \psi_j \) is a permutation on the coefficients of the elements of \( \mathcal{R} \) and does not introduce an additional error, since the automorphism is a canonical preserving mapping. Furthermore, compared to key switching, the time required for the permutation is negligible.

Finally, we introduce the associated operations of LWE ciphertexts in Appendix A, including sample extraction, key switching, and modulus switching, which are necessary modules for the construction of the bootstrapping algorithm.

### 2.6 Number Theoretic Transform (NTT)

The Number Theoretic Transform (NTT) is a mathematical algorithm utilized in the domains of number theory. It can convert a polynomial from its coefficient representation to the NTT representation, facilitating efficient polynomial multiplication and convolution operations. Typically, NTT is a special case of the Fast Fourier Transform on finite fields [Pol71]. In lattice-based cryptography, such as RLWE and NTRU, the NTT plays a crucial role as a fundamental computational tool, reducing the computation complexity of polynomial multiplication from \( O(N^2) \) to \( O(N \log N) \).

In details, for the \( 2N \)-th cyclotomic ring \( \mathcal{R}_Q = \mathbb{Z}_Q[X]/(X^N + 1) \), where \( Q \) is a prime number satisfying \( Q \equiv 1 \pmod{2N} \), there exists a \( 2N \)-th primitive root of unity \( \zeta \in \mathbb{Z}_Q \) that satisfies \( X^N + 1 = X^N - \zeta^N \pmod{Q} \). By using the Chinese Remainder Theorem (CRT), the polynomial \( X^N + 1 \) can be split into \( N \) polynomials

\[
\mathbb{Z}_Q[X]/(X^N + 1) \to \mathbb{Z}_Q[X]/(X - \zeta) \times \mathbb{Z}_Q[X]/(X - \zeta^3) \times \cdots \times \mathbb{Z}_Q[X]/(X - \zeta^{2N-1}).
\]

Thus, for the polynomial \( a(X) \in \mathcal{R}_Q \), one can get a new vector as,

\[
(a(X) \mod (X - \zeta), a(X) \mod (X - \zeta^3), \cdots, a(X) \mod (X - \zeta^{2N-1})).
\]

Then, we define the NTT representation of the polynomial \( a(X) \) as

\[
\text{NTT}(a) = (a(\zeta^1), a(\zeta^3), \cdots, a(\zeta^{2N-1})) \in \mathbb{Z}_Q^N.
\]

On the other hand, the INTT step computes the inverse isomorphism by using the negative powers of primitive roots, and we can define the INTT operation as

\[
\text{INTT}(a) = \frac{1}{N} \left( a(\zeta^{-1}), a(\zeta^{-3}), \cdots, a(\zeta^{-(2N-1)}) \right) \in \mathbb{Z}_Q^N.
\]

In this way, given two polynomials \( a(x) \) and \( b(x) \), we can efficiently compute \( \text{INTT}(\text{NTT}(a) \cdot \text{NTT}(b)) \), and the computation complexity is \( O(N \cdot \log_2 N) \). The detailed NTT algorithm is described in Appendix C.
3 Improved CMux-based Bootstrapping

The FHEW/TFHE-like bootstrapping includes functional bootstrapping (FBS), multi-valued bootstrapping (MVBS), circuit bootstrapping (CBS), etc. Here, the functional bootstrapping can be used to evaluate a NAND gate [DM15, DvW21], which is known as gate bootstrapping (GBS). Input two LWE ciphertexts, the NAND gate bootstrapping first adds them together and performs the blind rotation and extraction procedures. After that, one can utilize the modulus switchings and key switching to obtain the refreshed NAND result, as shown in Figure 1.

![Figure 1: Bootstrapping for evaluating NAND gate with LWE and NTRU ciphertexts](image)

In this section, we introduce some optimization techniques to improve the CMux-based blind rotation with NTRU accumulator, including NTRU-based approximate gadget decomposition and key unrolling techniques. In addition, we also present a comparative analysis with existing methods to demonstrate the advantages of the proposed scheme.

3.1 Approximate Gadget Decomposition

The approximate gadget decomposition was originally introduced for RLWE ciphertext in the TFHE scheme [CGGI20]. Compared to exact decomposition, approximate decomposition can improve the efficiency of the external product in blind rotation. Note that existing NTRU-based bootstrapping schemes [BIP22, Khu22, XZD23] employ exact decomposition to reduce noise growth, and do not explore the integration of the approximate decomposition technique with the NTRU accumulator. We develop the approximate gadget decomposition for NTRU ciphertext to improve the efficiency of blind rotation. Notably, the approximate gadget decomposition and approximate external product for NTRU ciphertext are formally given in Definition 6 and Lemma 3.

**Definition 6.** Given the decomposition base $B$ and a auxiliary modulus $P$, the approximate gadget decomposition for a polynomial $c$ is defined by $g_A^{-1}(c) = (c_0, \ldots, c_{d-1})$, such that $c = \sum_{i=0}^{d} c_i \cdot PB^i$, where $c_i \in [-B/2, B/2]$. Thus, for the approximate gadget vector $g' = (P, P \cdot B, \ldots, P \cdot B^{d-1})$, we have $\langle g_A^{-1}(c), g' \rangle = c + \epsilon$, where $\epsilon \leq P/2$. Then, for a
ternary message $m \in \pm X^k$, we define the new NGS ciphertext as
\[ \text{NGS}_{f,Q}^l(m) = (g_0/f + P \cdot m, \ldots, g_{d-1}/f + P \cdot B^{d-1} m) \in \mathbb{R}^d. \]

**Lemma 3 (Approximate External Product).** Input an NTRU ciphertext $ct = (g + \mu)/f$ with error variance $\text{Var} (\text{err}(ct))$, and an NGS ciphertext $CT = \text{NGS}_{f,Q}^l(m)$ with error variance $\text{Var} (\text{err}(CT))$, the approximate external product $ct \circ CT$ outputs a new NTRU ciphertext, and its variance satisfies $\text{Var} (\text{err}(ct')) \leq N d B^2/12 \cdot \text{Var} (\text{err}(CT)) + \frac{N P^2}{24} + \text{Var} (\text{err}(ct))$.

**Proof.** Let approximate external product be
\[
ct \circ CT = \langle g^{-1}(ct), CT \rangle = \langle (g^{-1}(ct), g) \rangle/f + (ct + \epsilon) \cdot m,
\]
where the error term is $g' = \langle g^{-1}(ct), g \rangle + g \cdot m + ef$. Since $Var(f) = 1/2$ and $\|m\|^2 \leq 1$, the variance of the noise satisfies
\[
\text{Var}(g') \leq N d B^2/12 \cdot \text{Var} (\text{err}(CT)) + \frac{N P^2}{24} + \text{Var} (\text{err}(ct)).
\]
\[ \square \]

**Remark.** Note that we do not use the approximate gadget decomposition technique for NTRU ciphertext in key-switching procedure, as it would lead to significant noise growth. Specifically, the key-switching key discussed in Section 2.5 encrypts the polynomial $f/r$ instead of the ternary message $\pm X^k$. If approximate decomposition were utilized, the noise term for $ef$ in Equation 2 would expand by a factor of $N$, i.e., $\frac{N^2 P^2}{24}$ compared with the original external product.

### 3.2 Improved CMux-based Bootstrapping with Binary Secret Key

In this subsection, we present the improved CMux-based blind rotation algorithm with NTRU accumulator. We recall that the blind rotation procedure can homomorphically evaluate the encryption of $X^{\frac{a}{m} \cdot (b + \sum_{i=0}^{n-1} a_is_i)}$, where $q$ is the LWE ciphertext modulus. For the binary secret key distribution, [BMMP18] introduces the unrolling factor $m = 2$. Let $Y = X^{\frac{a}{m}}$ that has an order of exactly $q$, the accumulation process can be rewritten as:
\[
Y \sum_{i=0}^{n-1} a_is_i = Y \sum_{i=0}^{(n-1)/2} a_{2i}a_{2i+1} + a_{2i+1}a_{2i+2} + a_{2i+1}a_{2i+2}.
\]

Furthermore, since the secret key satisfies $s_i \in \{0, 1\}$, we have the following facts
\[
Y^{a_{2i}a_{2i+1}a_{2i+2}a_{2i+3}} = Y^{a_{2i+1}a_{2i+2}a_{2i+3}a_{2i+4}}.
\]

Then, we generate the bootstrapping key $\text{BRK}$ as follows.

\[
\begin{align*}
\text{BRK}_{i,0} &= \text{NGS}'(1), & \text{BRK}_{i,1} &= \text{NGS}'(0), & \text{BRK}_{i,2} &= \text{NGS}'(0), \\
\text{BRK}_{i,0} &= \text{NGS}'(0), & \text{BRK}_{i,1} &= \text{NGS}'(1), & \text{BRK}_{i,2} &= \text{NGS}'(0), \\
\text{BRK}_{i,0} &= \text{NGS}'(0), & \text{BRK}_{i,1} &= \text{NGS}'(0), & \text{BRK}_{i,2} &= \text{NGS}'(1), \\
\text{BRK}_{i,0} &= \text{NGS}'(0), & \text{BRK}_{i,1} &= \text{NGS}'(0), & \text{BRK}_{i,2} &= \text{NGS}'(0).
\end{align*}
\]
for $i \in [0, n/2]$. After that, the CMux gate with key unrolling can be expressed as

$$\text{acc} \leftarrow (Y^{a_{2i} + a_{2i+1}} - 1) \cdot \text{BSK}_{i,0} \circ A \text{acc} + (Y^{a_{2i}} - 1) \cdot \text{BSK}_{i,1} \circ A \text{acc} + (Y^{a_{2i+1}} - 1) \cdot \text{BSK}_{i,2} \circ A \text{acc} + \text{acc}. \quad (3)$$

For the details of implementation, we first use the approximate decomposition for the input acc, and then apply $d'$ NTT transformations to these polynomials. To minimize the number of INTT operations in the blind rotation, we precompute a table that contains all the NTT transformations of $Y^i - 1$, where $0 \leq i \leq q - 1$. Then, we utilize the LWE ciphertext to retrieve the corresponding NTT representations for $Y^{a_{2i} + a_{2i+1}} - 1$, $Y^{a_{2i}} - 1$, and $Y^{a_{2i+1}} - 1$, which can be used for Hadamard multiplication with the bootstrapping keys in the NTT domain. Afterward, only an INTT transformation is performed on the accumulated acc. Algorithm 1 presents the detailed bootstrapping process.

**Algorithm 1** Improved CMux-based Bootstrapping with NTRU and LWE Ciphertexts

**Input:**
- An LWE sample $\text{ct} = (a, b = -(a, s) - [\frac{q}{2}] \cdot m + \epsilon) \in \text{LWE}_{q, g}^n(m)$.
- The bootstrapping key $\text{BRK}$.
- A special bootstrapping key $\text{BRK}' = \text{NGS}_{f,Q}(1/f)$.
- An LWE key switching key $\text{ksk}_f(\phi(f))$ as shown in Section A.

**Output:**
- An LWE sample $\text{ct}' \in \text{LWE}_{q, g}^n(f(m))$.

1: Set $\text{TestP}(X) = \sum_{i=0}^{N-1} \frac{q}{N} \cdot f([\frac{q}{N} \cdot i]) \cdot X^i$, and $Y = X^{\frac{q}{N}}$.
2: Let $\text{acc} = (\text{TestP}(X) \cdot Y^b) \circ A \text{BSK}'$
3: for $(i = 0; i < (n - 1)/2; i = i + 1)$ do
4: \[
\text{acc} = (Y^{a_{2i+1}} - 1) \cdot \text{BSK}_{i,0} \circ A \text{acc} + (Y^{a_{2i}} - 1) \cdot \text{BSK}_{i,1} \circ A \text{acc} + (Y^{a_{2i+1}} - 1) \cdot \text{BSK}_{i,2} \circ A \text{acc} + \text{acc}.
\]
5: end for
6: $\text{ct}' = \text{SampleExtract}(\text{acc})$
7: $\text{ct}' = \text{ModSwitch}_{Q \rightarrow Q_b}(\text{ct}')$
8: $\text{ct}' = \text{LWE.KeySwitch}(\text{ct}')$
9: $\text{ct}' = \text{ModSwitch}_{Q_b \rightarrow q}(\text{ct}')$
10: return $\text{ct}'$

**Theorem 1.** Input an LWE ciphertext $\text{ct}$ with error variance $\text{Var}(\text{err}(\text{ct}))$, Algorithm 1 outputs a refreshed LWE ciphertexts as $\text{ct}' \in \text{LWE}_{q, g}^n(f(m))$, and its variance satisfies $\text{Var}(\text{err}(\text{ct}')) \leq \frac{q^2}{4N} \cdot [\frac{q^2}{2N} \cdot \text{Var}(\text{err}(\text{BR})) + \frac{2qN}{2N} + N\text{dk} \cdot \text{Var}(\text{err}(\text{ksk}))] + \frac{2qN}{2N}$.

**Proof.** Let’s first focus on the correctness of the algorithm. Let the special bootstrapping key be $\text{BSK}' = \frac{\tilde{g} + \tilde{g}'}{f}$, where $\tilde{g}$ is the noise term from Gaussian distribution, we can compute the initial acc as

$$\text{acc} = (\text{TestP}(X) \cdot Y^b) \circ A \text{BSK}' = \langle g^{-1}_A \text{TestP}(X) \cdot Y^b, \tilde{g} + \tilde{g}' \rangle_f = \langle g^{-1}_A \text{TestP}(X) \cdot Y^b, \tilde{g} \rangle_f + \epsilon f + \text{TestP}(X) \cdot Y^b,$$

which can be regarded as a ciphertext NTRU $f,Q(\text{TestP}(X) \cdot Y^b)$. After that, line 4 performs the binary CMux gate with key unrolling operation. It is easy to see that this step yields
the ciphertext \( \text{acc} = \text{NTRU}_{f,Q}(Y^{a_{k2}+a_{k1}+1}Z_{q+1}) \) as shown in Equation 3.2. Further, this process is iterated \( n/2 \) times, which results in a ciphertext as

\[
\text{acc} = \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot Y^{b} + \sum_{i=0}^{n-1} a_i s_i \right)
\]

\[
= \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot Y^{-\left( \frac{2}{m+e} \right)} \right).
\]

Note that the test polynomial \( \text{TestP}(X) = \sum_{i=0}^{N-1} Q \cdot f(\frac{i}{q}) \cdot X^i \) can refresh the noise of the LWE ciphertext while evaluating a lookup table \( f : \mathbb{Z}_q \rightarrow \mathbb{Z}_t \). Thus, the ciphertext \( \text{LWE}_{f,Q}(f(m)) \) is obtained by the NTRU-based sample extraction under the secret key \( f \) in line 6 of the algorithm. Then, the LWE key switching is performed to switch the dimension from \( N \) to \( n \), and the modulus switching can convert the modulus to the original modulus \( q \). Finally, the algorithm outputs the ciphertext \( \text{ct}' = \text{LWE}_{s,q}(f(m)) \in \mathbb{Z}_q^{n+1} \).

**Noise analysis.** Now, let’s analyze the noise growth in the bootstrapping process. Firstly, after performing the external product with the key \( \text{BRK}' \), the noise term is \( \langle g_A^{-1}(\text{TestP}(X) \cdot Y^b), g_s \rangle + \epsilon f \), and the variance of noise for the initial accumulator \( \text{acc} \) is

\[
\text{Var}(\text{acc}) \leq N d' B^2 \cdot \text{Var}(\text{err}(\text{BRK}')) + \frac{N P^2}{24}.
\]

Due to the fact that \( ||X^i-1||_2^2 \cdot \text{Var}(\text{err}(\text{BRK})) \leq 2 \cdot \text{Var}(\text{err}(\text{BRK})) \), the variance of noise for the binary CMux gate with key unrolling is

\[
\text{Var}(\text{err}(\text{acc})) \leq \frac{N d' B^2}{2} \cdot \text{Var}(\text{err}(\text{BRK})) + \frac{N P^2}{8} + \text{Var}(\text{err}(\text{acc})).
\]

Note that this step is performed \( n/2 \) times in blind rotation, thus the variance of noise in blind rotation satisfies

\[
\text{Var}(\text{err}(\text{BR})) \leq \frac{n N d' B^2}{4} \cdot \text{Var}(\text{err}(\text{BRK})) + \frac{n N P^2}{16} + \frac{N d' B^2}{12} \cdot \text{Var}(\text{err}(\text{BRK})) + \frac{N P^2}{24} \leq \frac{(3n + 1)N d' B^2}{12} \cdot \text{Var}(\text{err}(\text{BRK})) + \frac{(3n + 2)N P^2}{48}.
\]

After that, we need to perform the modulus switching from \( Q \) to \( Q_k \), and the variance of the error is

\[
\text{Var}(\text{err}(\text{ct}')) \leq \frac{Q_k^2}{Q^2} \cdot \text{Var}(\text{err}(\text{BR})) + \frac{2 + N}{24}.
\]

In addition, after the key-switching for LWE ciphertext, we have

\[
\text{Var}(\text{err}(\text{ct}')) \leq N d_k \cdot \text{Var}(\text{err}(\text{ksk})) + \text{Var}(\text{err}(\text{ct}')).
\]

Finally, by performing modulus switching form \( Q_k \) to \( q \), we can conclude that the variance of the error generated by the bootstrapping process is

\[
\text{Var}(\text{err}(\text{ct}')) \leq \frac{q^2}{Q_k^2} \cdot \left[ \frac{Q_k^2}{Q^2} \cdot \text{Var}(\text{err}(\text{BR})) + \frac{2 + N}{24} + N d_k \cdot \text{Var}(\text{err}(\text{ksk})) \right] + \frac{2 + n}{24}. \tag{4}
\]

Finally, we present the comparisons of computational cost among different schemes based on the CMux method in Table 3. It is easy to see that the proposed scheme involves the least number of NTTs compared to other schemes under the binary secret key distribution. In addition, our techniques can be extended to the ternary secret key distributions, as demonstrated in [JP22b]. We omit the details and comparisons related to ternary distribution as they are similar to those presented in Table 3.
430 Faster NTRU-based Bootstrapping in less than 4 ms

Table 2: Comparison of noise variance of CMux-based blind rotation for different schemes. Here, KU is the key unrolling method, $\sigma_{BR}^2$ is the variance of blind rotation key, and $d' < d$.

<table>
<thead>
<tr>
<th>Schemes</th>
<th>Assumption</th>
<th>Method</th>
<th>Noise variance</th>
</tr>
</thead>
<tbody>
<tr>
<td>[CGGI16]</td>
<td>RLWE</td>
<td>CMux</td>
<td>$\frac{nNd'B^2}{3} \cdot \sigma_{BR}^2 + \frac{nNP^2}{12}$</td>
</tr>
<tr>
<td>[BMMP18]</td>
<td>RLWE</td>
<td>CMux &amp; KU</td>
<td>$\frac{nNd'B^2}{4} \cdot \sigma_{BR}^2 + \frac{nNP^2}{8}$</td>
</tr>
<tr>
<td>[MP21]</td>
<td>RLWE</td>
<td>CMux</td>
<td>$\frac{nNd'B^2}{3} \cdot \sigma_{BR}^2$</td>
</tr>
<tr>
<td>[BIP$^+$22]</td>
<td>NTRU</td>
<td>CMux</td>
<td>$\frac{nNd'B^2}{6} \cdot \sigma_{BR}^2$</td>
</tr>
<tr>
<td>Algorithm 1</td>
<td>NTRU</td>
<td>CMux &amp; KU</td>
<td>$\frac{(3n+1)Nd'B^2}{12} \cdot \sigma_{BR}^2 + \frac{(3n+2)NP^2}{48}$</td>
</tr>
</tbody>
</table>

Table 3: Comparison of computational cost of CMux-based blind rotation for different schemes, where HMs is the Hadamard multiplications, and $d' < d$.

<table>
<thead>
<tr>
<th>Schemes</th>
<th># NTTs/FFTs</th>
<th># HMs</th>
</tr>
</thead>
<tbody>
<tr>
<td>[CGGI16]</td>
<td>$2n(d' + 1)$</td>
<td>$2n(2d' + 1)$</td>
</tr>
<tr>
<td>[BMMP18]</td>
<td>$n(d' + 1)$</td>
<td>$3n(2d' + 1)$</td>
</tr>
<tr>
<td>[MP21]</td>
<td>$2n(d + 1)$</td>
<td>$2n(2d + 1)$</td>
</tr>
<tr>
<td>[BIP$^+$22]</td>
<td>$n(d + 1)$</td>
<td>$n(d + 1)$</td>
</tr>
<tr>
<td>Algorithm 1</td>
<td>$n/2(d' + 1) + d'$</td>
<td>$(3/2n + 1)d' + \frac{3}{2}n$</td>
</tr>
</tbody>
</table>

4 Improved Automorphism-based Bootstrapping

In this section, we focus on the automorphism-based blind rotation and improve the efficiency of the algorithm. Currently, there are two blind rotation algorithms based on automorphisms technique. One is the LMK scheme [LMK$^+$23], which is based on the RLWE assumption, and the other is the XZD scheme [XZD$^+$23], which is based on the NTRU assumption. We introduce two improvements for the external product and the automorphism evaluation, respectively, as summarized as follows:

1. **External Product:** In automorphism-based bootstrapping algorithm, we use the NTRU-based accumulator, while utilizing the approximate gadget decomposition to accelerate the external product. For more details, please refer to Section 3.1.

2. **Automorphism:** We optimize the window size technique proposed by [LMK$^+$23]. By using $w$ pre-stored automorphism keys, we can reduce the number of NTRU automorphisms from $n$, as mentioned in [XZD$^+$23], to $\frac{n-1}{w} \kappa + \frac{N}{w}$, where $\kappa = N(1 - e^{-n/N})$ in the average case. Furthermore, we can merge the symmetric sets by introducing auxiliary bootstrapping keys, which can further reduce the number of NTRU automorphisms to $\frac{n-1}{w} \kappa + \frac{N}{w}$. We detail these two techniques in this Section.

4.1 Optimization for Automorphisms

Firstly, let us recall the idea of the automorphism-based blind rotation algorithm [LMK$^+$23]. Given an LWE ciphertext with all-odd terms with the modulus $q = 2N$, each term can map to $\pm g^k$ by applying the isomorphism $\mathbb{Z}_{2N} \cong \mathbb{Z}_{N/2} \otimes \mathbb{Z}_2$. In this setting, we can define $N$ set $I_l^+ = \{ j : a_j = g^l \}$ and $I_l^- = \{ k : a_k = -g^l \}$, for $l \in [0, N/2 - 1]$. Then, the blind
Approach 1. Merge the empty sets for NTRU ciphertext. We note that the scheme \[XZD^{+23}\] does not utilize the set partitioning strategy and window size techniques mentioned above. Instead, the scheme iterates over each \(a_i s_i\) individually as shown in Algorithm 4 of Appendix D. Our approach 1 is to directly substitute the RLWE accumulator in [LMK^{+23}] with the NTRU accumulator in blind rotation and use the window size technique to reduce the number of automorphisms.

In detail, when an empty set \(I_l\) exists, only the automorphism \(\text{HomAuto}_{0}\) needs to be performed without the external products for \(s_j\). Thus, we can merge it into the neighboring set and evaluate a single automorphism \(\text{HomAuto}_{g}\) for NTRU-based accumulator. Similarly, the window size technique was introduced to handle the case of consecutive empty sets. It actually provides a trade-off between reducing the number of automorphism computations by adding additional storage for \(\text{KSK}_{g_1}, \ldots, \text{KSK}_{g_\omega}\). Thus, given the window size \(\omega\), our NTRU-based method need to perform \(\frac{\omega - 1}{2} \cdot k + \frac{N}{2}\) automorphisms compared to \(n\) in [XZD^{+23}], where \(n = N/2\). Please see Section 4.1 of [LMK^{+23}] for more details.

Approach 2. Merge the symmetric sets. We note that for a fixed \(l\), the two sets \(I_t^l = \{j : a_j = g_l^j\}\) and \(I_t^- = \{k : a_k = -g_l^k\}\) are symmetric. We can merge these two sets and perform single automorphism operation by introducing the auxiliary bootstrapping key \(\text{BSK}^- = \text{NGS}_f, Q(X^{-s_i})_{i \in [0, n-1]}\). Specifically, we evaluate \(X^\sum_{j \in I_t^+} s_j - \sum_{k \in I_t^-} s_k\) using \(\text{NGS}_f, Q(X^{s_i})_{j \in I_t^+}\) and \(\text{NGS}_f, Q(X^{-s_k})_{k \in I_t^-}\) when performing external products, and followed by an automorphism \(\text{HomAuto}_g\) operation. Thus, the new blind rotation process can be expressed as:

\[
\sum_{i} a_i s_i = \left(\sum_{j \in I_t^+} s_j - \sum_{k \in I_t^-} s_k + g \left(\sum_{j \in I_t^+} s_j - \sum_{k \in I_t^-} s_k \right) \right) \right) \right) (\mod 2N). \tag{6}
\]

where the number of automorphism can be reduced from \(N\) for Equation 5 to \(\frac{N}{2}\). In addition, we can also combine the window size technique to build the hybrid approach that further reduce the number of automorphism to \(\frac{\omega - 1}{2} \cdot k + \frac{N}{2}\). Then, we can determine the specific number of automorphism based on the chosen value of \(\omega\).

Monte Carlo Simulation. To gain a more intuitive understanding of the effect of window size on the number of automorphisms, we employ the Monte Carlo method [Jam80] to determine the optimal window size. Specifically, we consider the gate bootstrapping parameters \(N = 1024\) and \(n = 465\), as described in Section 5. The simulation can be simplified as a stochastic process, where we randomly place \(n\) balls into \(N\) (Approach 1) and \(N/2\) (Hybrid Approach) bins. Since the LWE ciphertext \(a_i\) are uniformly distributed, each bin has an equal probability of receiving a ball. The simulation results, as shown in Figure 2, demonstrate that the number of automorphisms \(n_{\text{aut}}\) monotonically decreases concerning the window size, but there exists an asymptotic lower bound. Given that enlarging the window size only slightly increases the key size, we choose a sufficiently large
ω to minimize the number of automorphisms. The test data indicates that Approach 1 allows us to reduce \( n_{\text{aut}} \) from 465 to 373 on average case, by using a window size of \( \omega = 20 \). In the case of the hybrid approach, we can further reduce \( n_{\text{aut}} \) to 305 with a window size of \( \omega = 8 \).

To summarize, our hybrid approach yields a 34\% reduction in the number of automorphisms compared to the original method proposed in [XZD+23]. Compared to [LMK+23], which utilizes a window size of \( \omega = 10 \), our hybrid approach achieves an 18\% reduction in automorphisms. The complete algorithm for the hybrid approach can be found in Section 4.2.

### 4.2 The Construction

In this subsection, we present the proposed hybrid approach as follows:

- **BRKGen** \((s, f)\). Given an LWE secret key \( s = (s_0, ..., s_{n-1}) \in \chi^n \), and an NTRU secret key \( f \in \mathcal{R}_Q \). For all \( i \in [0, n-1] \), the blind rotation keys are generated as follows:

\[
\text{BRK}_i^+ = \text{NGS}_{f,Q}(X^s_i), \quad \text{BRK}_i^- = \text{NGS}_{f,Q}(X^{-s_i}), \quad \text{BRK}' = \text{NGS}_{f,Q}(1/f).
\]

Then, it generates a set of key-switching keys for automorphism as follows:

\[
\text{KSK}_{g^v} = \text{NGS}_{f,Q} \left( \frac{f(X^g)}{f(X)} \right), \quad v \in [1, \omega]
\]

The algorithm outputs \( \text{EVK} = (\text{BRK}_i^+, \text{BRK}_i^-, \text{BRK}', \text{KSK}_{g^v}) \) as the evaluation key for blind rotation.

- **BootStrap** \((ct, \text{EVK})\). Takes as input an LWE ciphertext \( ct = (a, b) \), and the evaluation key \( \text{EVK} \), Algorithm 2 outputs a refreshed LWE ciphertext \( ct' \).

**Correctness.** Firstly, we need to perform the modulus switching operation that yields an LWE ciphertext \((a', b')\) with all odd terms as shown in Appendix A.3. Then, we can obtain an NTRU ciphertext that

\[
\text{NTRU}_{f,Q}(\text{TestP}(X^{-g}) \cdot X^{-g b'})
\]
Algorithm 2 Efficient automorphism-based Bootstrapping with NTRU and LWE

Input:
An LWE ciphertext \( ct = (a, b = -(a, s) - \left\lfloor \frac{q}{2} \right\rfloor \cdot m + e) \in \text{LWE}^n_{q,2N}(m) \) with an odd number of all entries.

An evaluation key \( \text{EVK} \).

An LWE key switching key \( \text{ksk}_a(\phi(f)) \) as shown in Section A.

Output:
An LWE sample \( ct' \in \text{LWE}^n_{q}(f(m)) \).

1. \((a', b') = \text{ModSwitch}_{q \rightarrow 2N, \text{odd}}(ct)\).
2. Set \( \text{TestP}(X) = \sum_{i=0}^{N-1} \frac{Q}{q} \cdot f(\frac{X}{q} - i) \cdot X^i \), and let \( \text{acc} = (\text{TestP}(X^{-g}) \cdot X^{-g'}) \odot A \text{BRK}' \).
3. \( v \leftarrow 0 \).
4. \( \text{for} \ (l = N/2 - 1; l > 0; l = l - 1) \) do
5. \( \text{for} \ all \ j \in I_1^+ \text{ and } k \in I_1^- \) do
6. \( \text{if} \ a'_j = g', \text{let} \ acc = acc \odot_A \text{BRK}'_j. \text{end if} \)
7. \( \text{if} \ a'_k = -g', \text{let} \ acc = acc \odot_A \text{BRK}'_k. \text{end if} \)
8. \( \text{end for} \)
9. \( v \leftarrow v + 1 \).
10. \( \text{if} \ (I_{l-1} \neq \emptyset \text{ or } v = w \text{ or } l = 1) \) then
11. \( \text{acc} = \text{HomAuto}_{q^*}(\text{acc}, KSK_{q^*}) \).
12. \( v \leftarrow 0 \).
13. \( \text{end if} \)
14. \( \text{end for} \)
15. \( \text{for} \ all \ j \in I_0^+ \text{ and } k \in I_0^- \) do
16. \( \text{if} \ a'_j = 1, \text{let} \ acc = acc \odot_A \text{BRK}'_j. \text{end if} \)
17. \( \text{if} \ a'_k = -1, \text{let} \ acc = acc \odot_A \text{BRK}'_k. \text{end if} \)
18. \( \text{end for} \).
19. \( ct' = \text{SampleExtract}(\text{acc}) \).
20. \( ct' = \text{ModSwitch}_{q \rightarrow Q_n}(ct') \).
21. \( ct' = \text{LWE.KeySwitch}(ct') \).
22. \( ct' = \text{ModSwitch}_{Q_n \rightarrow Q}(ct') \).
23. \( \text{return} \ ct' \).

by using external product with \( \text{BRK}' \). For \( l = 2N - 1 \), we perform the external product for all the terms \( a'_j \) and \( a'_k \) that satisfy the \( a'_j = g' \) and \( a'_k = -g' \) together with \( \text{BRK}'_j \) and \( \text{BRK}'_k \). Then, by homomorphically evaluating \( \text{HomAuto}_{q^*} : X \rightarrow X^g \) in line 7, we have

\[
\text{acc} = \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot X^{b'} \cdot X^{g \sum_{j \in \ell_{N/2-1}} s_j - \sum_{k \in \ell_{N/2-1}} s_k} \right).
\]

By repeating the above process and combining the window size technique, we can get the following result according to Equation 6.

\[
\text{acc} = \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot X^{b'} \cdot X^{\sum_{i=0}^{n-1} a'_i s_i} \right)
= \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot X^{b'+\sum_{i=0}^{n-1} a'_i s_i} \right)
= \text{NTRU}_{f,Q} \left( \text{TestP}(X) \cdot X^{-\left\lfloor \frac{q}{2} \right\rfloor \cdot m + e} \right).
\]

After performing the sample extraction, key-switching, and modulus switching, we can obtain the LWE ciphertext \( ct' = \text{LWE}^n_{q}(f(m)) \in \mathbb{Z}^{q+1}_q \) as described in Theorem 1.
Noise analysis. Firstly, by performing the approximate gadget decomposition $\text{acc} = \text{TestP}(X) \odot_A \text{BRK}'$, and the noise variance of the noise is

$$\text{Var}(g') \leq Nd'^2 \frac{B^2}{12} \cdot \text{Var} (\text{err} (\text{BRK})) + \frac{NP^2}{24}.$$ 

For each loop, there are $l$ external products with approximate gadget decompositions $\odot_A$ and one key-switching with exact gadget decomposition $\odot$. Thus, we have:

$$\text{Var}(\text{err(\text{acc})}) \leq lNd'^2 \frac{B^2}{12} \cdot \text{Var} (\text{err} (\text{BRK})) + \frac{NP^2}{24} + N \cdot \text{Var} (\text{err} (\text{KSK}))$$

As previously analyzed, the blind rotation process involves $n$ external products and $\frac{\omega - 1}{2} \kappa + \frac{N}{2}$ automorphisms. Thus, we can get the variance of the noise during the blind rotation as

$$\text{Var}(\text{err(\text{BR})}) \leq \left( nd' + d \left( \frac{\omega - 1}{2} \kappa + \frac{N}{2\omega} \right) \right) N \cdot \text{Var} (\text{err} (\text{BRK})) + \frac{nNP^2}{24}.$$ 

Furthermore, after modulus switching and key-switching, the variance of the error in bootstrapping process is

$$\text{Var}(\text{err(\text{ct}')}) \leq \frac{q^2}{Q_k^2} \cdot \left( \frac{Q_k^2}{Q^2} \cdot \text{Var} (\text{err} (\text{BR})) + \frac{2 + N}{24} + Nd_k \cdot \text{Var} (\text{err(\text{ksk})}) \right) + \frac{2 + n}{24}.$$ 

Finally, we give a detailed comparison among different automorphism-based blind rotation methods in Table 5. The result demonstrates that our hybrid method involves the smaller number of NTTs and Hadamard multiplications compared to other schemes.

**Table 4:** Comparison of noise variance of automorphism-based blind rotation among different schemes. Here, $\sigma^2_{\text{BR}}$ is the variance of blind rotation key, and $d' < d$.

<table>
<thead>
<tr>
<th>Schemes</th>
<th>Methods</th>
<th>Noise variance</th>
</tr>
</thead>
<tbody>
<tr>
<td>[LMK+23]</td>
<td>Auto. &amp; Window Size</td>
<td>$d(n + \left( \frac{\omega - 1}{2} \kappa + \frac{N}{2\omega} \right) N \cdot \frac{B^2}{12} \cdot \sigma^2_{\text{BR}}$</td>
</tr>
<tr>
<td>[XZD+23]</td>
<td>Auto.</td>
<td>$(2n + 424)(d + 1) N \cdot \frac{B^2}{12} \cdot \sigma^2_{\text{BR}} + \frac{N^2 P^2}{24}$</td>
</tr>
<tr>
<td>Approach 1</td>
<td>Auto. &amp; Window Size</td>
<td>$(nd' + d \left( \frac{\omega - 1}{2} \kappa + \frac{N}{2\omega} \right)) N \cdot \frac{B^2}{12} \cdot \sigma^2_{\text{BR}} + \frac{nNP^2}{24}$</td>
</tr>
<tr>
<td>Hybrid Approach</td>
<td>Auto. &amp; Window Size</td>
<td>$(nd' + d \left( \frac{\omega - 1}{2} \kappa + \frac{N}{2\omega} \right)) N \cdot \frac{B^2}{12} \cdot \sigma^2_{\text{BR}} + \frac{nNP^2}{24}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Schemes</th>
<th># NTTs</th>
<th># HMs</th>
</tr>
</thead>
<tbody>
<tr>
<td>[LMK+23]</td>
<td>$(2n + 424)(d + 1)$</td>
<td>$(4n + 848)$</td>
</tr>
<tr>
<td>[XZD+23]</td>
<td>$(n + 465)(d + 1)$</td>
<td>$(n + 465)$</td>
</tr>
<tr>
<td>Approach 1</td>
<td>$n(d' + 1) + 375(d + 1)$</td>
<td>$d'n + 375d$</td>
</tr>
<tr>
<td>Hybrid Approach</td>
<td>$n(d' + 1) + 305(d + 1)$</td>
<td>$d'n + 305d$</td>
</tr>
</tbody>
</table>
5 Parameters, Implementations, and Comparisons

In this section, we start by presenting the parameter settings, error growth, and decryption failure rates, providing a comprehensive understanding of the experimental setup. Building upon this parameter setting, we describe the implementation details of the algorithm. Finally, we present the experimental results that demonstrate the efficiency and performance improvements achieved by our approach.

5.1 Parameters

Firstly, we give the symbolic notations for the parameters in Appendix D, which includes dimension, modulus, distribution, security parameters, etc. Then, we use the parameters 128B and 128G to indicate the binary and Gaussian distributions that are used in Algorithm 1 and 2, respectively. In Table 6 lists the detailed bootstrapping parameters for the NTRU and NGS ciphertexts. Specifically, we generate the secret key for NTRU from the ternary distribution on \{−1, 0, 1\}, where 0 occurs with probability \(1/2\), 1 and −1 occur with probability 1/4. As [BIP+22] mentioned, the ternary distribution approximates a discrete Gaussian with standard deviation \(\sigma = 1/\sqrt{2}\).

In addition, the modulus of NTRU ciphertext satisfies \(Q < N^{2.484}\), which is smaller than the fatigue point in [DvW21] to avoid sublattice attacks on NTRU problems. The approximation factor \(P\), gadget decomposition base \(B\), and length \(d'\) are used in NTRU-based external products. Then, we also present the LWE parameters in Table 7. It is worth noting that different key distributions correspond to different LWE dimensions at the same security level.

Table 6: Bootstrapping parameters for NTRU/NGS ciphertext.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Key distrib.</th>
<th>(\lambda)</th>
<th>(N)</th>
<th>(\sigma)</th>
<th>(P)</th>
<th>(Q)</th>
<th>(B)</th>
<th>(d')</th>
</tr>
</thead>
<tbody>
<tr>
<td>128B</td>
<td>Ternary</td>
<td>128</td>
<td>1024</td>
<td>(1/\sqrt{2})</td>
<td>(2^6)</td>
<td>(\approx 2^{19.9})</td>
<td>(2^3)</td>
<td>5</td>
</tr>
<tr>
<td>128G</td>
<td>Ternary</td>
<td>128</td>
<td>1024</td>
<td>(1/\sqrt{2})</td>
<td>(2^4)</td>
<td>(\approx 2^{19.9})</td>
<td>(2^4)</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 7: Bootstrapping parameters for LWE ciphertext.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Key distrib.</th>
<th>(\lambda)</th>
<th>(n)</th>
<th>(\sigma)</th>
<th>(q)</th>
<th>(Q_k)</th>
<th>(B_k)</th>
<th>(d_k)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128B</td>
<td>Binary</td>
<td>128</td>
<td>512</td>
<td>3.19</td>
<td>512</td>
<td>(2^{14})</td>
<td>(2^7)</td>
<td>2</td>
</tr>
<tr>
<td>128G</td>
<td>Gaussian</td>
<td>128</td>
<td>465</td>
<td>3.19</td>
<td>2048</td>
<td>(2^{14})</td>
<td>(2^7)</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 8: Bootstrapping parameters for other schemes.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Key distrib.</th>
<th>(\lambda)</th>
<th>(n)</th>
<th>(N)</th>
<th>(\sigma)</th>
<th>(Q)</th>
<th>(B)</th>
<th>(d)</th>
<th>(d')</th>
</tr>
</thead>
<tbody>
<tr>
<td>[MP21]</td>
<td>Binary</td>
<td>128</td>
<td>512</td>
<td>1024</td>
<td>3.19</td>
<td>(\approx 2^{25})</td>
<td>(2^7)</td>
<td>4</td>
<td>−</td>
</tr>
<tr>
<td>[BMMP18, CGGI20]</td>
<td>Binary</td>
<td>128</td>
<td>636</td>
<td>1024</td>
<td>(2^7)</td>
<td>(2^{12})</td>
<td>(2^6)</td>
<td>−</td>
<td>3</td>
</tr>
<tr>
<td>[LMK+23]</td>
<td>Gaussian</td>
<td>128</td>
<td>458</td>
<td>1024</td>
<td>3.19</td>
<td>(\approx 2^{25})</td>
<td>(2^7)</td>
<td>4</td>
<td>−</td>
</tr>
<tr>
<td>[XZD+23]</td>
<td>Gaussian</td>
<td>128</td>
<td>465</td>
<td>1024</td>
<td>3.19</td>
<td>(\approx 2^{19.9})</td>
<td>(2^4)</td>
<td>5</td>
<td>−</td>
</tr>
</tbody>
</table>

To evaluate the security of NTRU ciphertext, we use the NTRU estimator offered by Ducas and van Woerden [DvW21] to find the BKZ block size \(\beta\) for the Dense Sublattice Discovery (DSD) attack. In detail, we use the cost model \(T(d, \beta) = 2^{0.292 \beta + 16.4 + \log_2(8 \cdot 2^N)}\) to estimate the concrete security of NTRU. On the other hand, we use the LWE estimator [APS15] to estimate the security level for the LWE sample, which calculates the complexity.
of primal attacks via the shortest vector problem, decoding, and dual-lattice attacks. In particular, we can get the fact that the parameters of NTRU and LWE provide at least a 128-bit security level. Finally, to facilitate comparisons, we provide the parameters for other schemes under 128-bit security level in Table 8. Note that the parameters not listed in the table are the same as those provided by our scheme.

**Noise Growth and Failure Probability of Decryption.** In previous sections, we present a theoretical analysis of noise growth. Recall that during blind rotation, modulus switching, and key-switching operations, the noise growth causes the final error that follows a Gaussian distribution with a standard deviation of

$$\sigma = \sqrt{\frac{q^2}{Q_k^2} \cdot \left( \frac{Q^2}{Q_k^2} \cdot \sigma_{acc}^2 + \sigma_{ks}^2 \right) + \sigma_{ms}^2}.$$  

Among these operations, $\sigma_{acc}^2$ is the primary source of noise growth during bootstrapping. By using the approximate decomposition technique mentioned in Section 3.1, we can reduce the length of the gadget decomposition under the same magnitude of noise growth. For instance, for the NTRU/NGS parameters of the [XZD+23] scheme, we can use the approximate decomposition technique to reduce the decomposition length from $d = 5$ to $d' = 4$, as shown in parameter 128G.

Furthermore, the NAND gate bootstrapping is instantiated in the functional bootstrapping of our experiments, as shown in Figure 1, which requires the plaintext modulus to be set to $t = 4$. In this way, the probability of decryption failure can be calculated using the following formula:

$$1 - \text{erf} \left( \frac{q/8}{2\sigma} \right),$$

where erf is the Gaussian function. According to the analysis of the noise growth and the setting of the parameters, we can get the failure probability of decryption for parameters 128B and 128G are $2^{-31}$ and $2^{-35}$, respectively, which are close to the result of [XZD+23].

### 5.2 Performance Analysis and Comparison

#### 5.2.1 C Implementation

We implemented the gate bootstrapping in the OpenFHE library v1.0.4 [BBB+22]. The evaluation environment was a commodity desktop computer system with an Intel(R) Core(TM) i5-11500 CPU 2.70 GHz and 32 GB of RAM, running Ubuntu 22.04.2 LTS with a single thread at a single CPU core. The compiler was clang 11.3.0. Table 9 summarizes the runtimes for these similar schemes, and each result is an average of 5,000 executions. Our CMux-based algorithm only takes 39ms to evaluate a gate bootstrapping, which is about 2.7 times faster than the FHEW [MP21] scheme and 1.4 times faster than the FINAL [BIP+22] scheme. On the other hand, for the automorphisms-based algorithm, our approach also achieves 2.4× and 1.3× speedups compared to the [LMK+23] and [XZD+23] schemes, respectively.

Additionally, we also provide a comparison of key sizes in Table 9. Notably, the utilization of NTRU-based accumulator and approximate decomposition techniques helps reduce the key sizes compared to RLWE-based accumulator and exact decomposition. However, due to using the key unrolling technique in Algorithm 1, our result is 1.5× larger than the traditional method, i.e. $\frac{3d^2nN}{2} \log Q$ bits. In Algorithm 2, we require some additional blind rotation keys and automorphism keys in hybrid method, totaling $(2nd + wd)N \log Q$ bits. Finally, the bootstrapping procedure also requires $nd_kB_kN \log Q_k$ bits for LWE key-switching keys, which can be performed with the same strategy. Thus, we omit this comparison in this Table.
Table 9: Comparison of key sizes and running times, where the CMux-based methods use the binary secret key, and the NTT is used to accelerate polynomial multiplication in all schemes.

<table>
<thead>
<tr>
<th>Schemes</th>
<th>Assumption</th>
<th>Key sizes (MB)</th>
<th>Times (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FHEW [MP21]</td>
<td>RLWE</td>
<td>13.5</td>
<td>106</td>
</tr>
<tr>
<td>FINAL [BIP+22]</td>
<td>NTRU</td>
<td>6.5</td>
<td>57</td>
</tr>
<tr>
<td>Our work I</td>
<td>NTRU</td>
<td>9.3</td>
<td>39</td>
</tr>
<tr>
<td>LMK [LMK+23]</td>
<td>RLWE</td>
<td>12.7</td>
<td>112</td>
</tr>
<tr>
<td>XZD [XZD+23]</td>
<td>NTRU</td>
<td>17.9</td>
<td>62</td>
</tr>
<tr>
<td>Our work II</td>
<td>NTRU</td>
<td>9.2</td>
<td>46</td>
</tr>
</tbody>
</table>

5.2.2 Implementation with AVX Instructions

It should be noted that some advanced implementations introduce AVX instructions to improve performance: Examples of this include TFHE-pp [MBM+21] works with AVX-512, and TFHE-rs [Zam22] with AVX-2 and AVX-512. The AVX instructions can be used to effectively vectorize NTT, Hadamard multiplication, and gadget decomposition for efficient parallel computation. Since the OpenFHE library does not yet fully support these accelerated instructions, we developed a new library that incorporates the Intel AVX-2 and AVX-512 instructions [Int21] for our CMux-based method.

The computational efficiency with the AVX instruction is significantly impacted by the size of the modulus and registers. The standard method for performing the modular reduction operation in NTT requires twice the width for each coefficient in the vector registers to accommodate intermediate full products. We use Montgomery’s algorithm[Mon85] to efficiently perform the modular reduction, where the high and low parts of the product are computed individually. These results only need to be stored in single precision within 32 bits, reducing the register space of coefficients and achieving $16 \times$ parallelism in the NTT with the AVX-512 instruction.

Our algorithms also benefit from vectorized operations. In TFHEpp and TFHE-rs implementations, the modulus $Q$ is typically chosen as either $Q = 2^{32}$ or $Q = 2^{64}$, whereas our scheme chooses a NTT-friendly modulus $Q \approx 2^{19.9}$, as shown in Section 2.6. In addition, TFHE-like schemes use FFT to perform polynomial multiplication, where intermediate computation only requires floating-point addition and multiplication without any modulo operations. However, since the intermediate results of the FFT need to be stored in double precision in the registers, the parallelism of the FFT is not as efficient as the NTT utilized by AVX-512 and AVX-512 instructions. In Table 10, we show the parallelisms of NTT and FFT using the AVX instruction.

Table 10: Number of coefficients processed per Intel AVX instruction with different size moduli for NTT and FFT, where $N = 1024$, and subscript indicates the modulus.

<table>
<thead>
<tr>
<th>Transformation Type</th>
<th>NTT$_{16}$</th>
<th>NTT$_{32}$</th>
<th>NTT$_{64}$</th>
<th>FFT$_{32}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVX2</td>
<td>16</td>
<td>8</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AVX-512</td>
<td>32</td>
<td>16</td>
<td>8</td>
<td>8</td>
</tr>
</tbody>
</table>

Finally, Table 11 shows the experimental results using AVX instructions. From the table, we can see that the proposed CMux-based bootstrapping algorithm takes only 5.5
Table 11: Comparison of bootstrapping runtimes with AVX instructions.

<table>
<thead>
<tr>
<th>Implementation</th>
<th>Instruction</th>
<th>Poly. multiplication</th>
<th>Times (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TFHE-rs [Zam22]</td>
<td>AVX-2</td>
<td>FFT</td>
<td>10.2</td>
</tr>
<tr>
<td>Our work</td>
<td>AVX-2</td>
<td>NTT</td>
<td>5.5</td>
</tr>
<tr>
<td>TFHEpp [MBM+21]</td>
<td>AVX-512</td>
<td>FFT</td>
<td>9</td>
</tr>
<tr>
<td>TFHE-rs [Zam22]</td>
<td>AVX-512</td>
<td>FFT</td>
<td>6.8</td>
</tr>
<tr>
<td>Our work</td>
<td>AVX-512</td>
<td>NTT</td>
<td>3.8</td>
</tr>
</tbody>
</table>

ms for the AVX-2 instruction and 3.8 ms for the AVX-512 instruction. Compared to the C implementation, the AVX2 and AVX-512 instructions achieve 7.1× and 10.2× speedups, respectively, by vectorizing NTT, Hadamard multiplication, and gadget decomposition operations. In comparison to the TFHE-like implementation, our CMux-based approach is 1.9 times faster than the AVX2 implementation. When compared to the state-of-the-art CPU implementation in TFHE-rs [Zam22] with AVX-512 instructions, we can also achieve around 1.8× speedup. The remarkable performance improvement can be attributed to the optimization of algorithm and the inherent parallelism advantage of NTT over FFT.

6 FPGA Implementation

To improve FHE and bootstrapping performance, a widely adopted strategy is to offload computationally intensive FHE computations to acceleration platforms equipped with substantial hardware resources. This plays a crucial role in overcoming the computational bottlenecks that hinder the practical adoption of FHE. In this context, we seamlessly incorporate the methodology presented in this paper into the field-programmable gate array (FPGA) platform to design an efficient hardware accelerator. This integration demonstrates remarkable performance boost over previous endeavors, making the bootstrapping scheme a significant advancement towards practical applications.

Since the CMux-based blind rotation involves less computational cost compared to automorphisms-based method, we implement Algorithm 1 on the FPGA and conduct a detailed breakdown of the execution path for the blind rotation procedure. Figure 3 illustrates the typical workflow of blind rotation. It commences with the accumulator of the NTRU ciphertext and proceeds through a sequence of operations, such as approximate gadget decomposition, NTT, Hadamard multiplication and accumulation (MAC), and INTT, and finally generates a new NTRU ciphertext. It’s noteworthy that the entire blind rotation process needs to perform $n/2$ iterations. Subsequently, we provide a comprehensive description of the FPGA implementation in accordance with this workflow.

6.1 Overall Architecture

Figure 4 illustrates the overall architecture of the FPGA accelerator, called NFP, which consists of four key components:

- HOST CPU: The HOST CPU plays a crucial role in dispatching data and tasks to the FPGA. As the central control unit of the entire accelerator system, it can allocate computing tasks and data with high efficiency.

- High Bandwidth Memory (HBM): HBM has high bandwidth characteristics to ensure rapid data transmission to the computing module. Specifically, our accelerator design
utilizes HBM to store auxiliary data (e.g., NTT table for $Y^i - 1$) which are used in the blind rotation process.

- On-chip Register File: The on-chip register file acts as a bridge connecting the HBM and the computing module, facilitating seamless data exchange during the calculation process. Additionally, it provides sufficient memory space for storing blind rotation keys (BRK).

- Computing Modules: The computing modules execute key operators according to the tasks scheduled by the host CPU, mainly including gadget decomposition, (I)NTT and MAC modules.

Next, we provide an in-depth explanation of the key functional units, vector chaining, and memory design.

### 6.2 Functional Units

Our accelerator design focuses on decomposing coarse-grained gate bootstrapping into fine-grained operation-level computational units. This design maximizes parallelism and
enhances the flexibility of the acceleration scheme. The core operations primarily include modular multiplication, modular addition (subtraction), (I)NTT, etc. By integrating and scheduling these core operators, we can achieve efficient execution of bootstrapping on FPGA.

**DSP-friendly Gadget Decomposition.** The gadget decomposition involves intensive division operations, which not only leads to a significant increase in computation time, but also consumes additional DSP resources. To tackle this challenge, we employ computationally efficient shift and bitwise AND operations, as depicted in Figure 5. Given a polynomial with coefficient representation, the gadget decomposition module generates three output coefficients through a combination of shifting and AND operations. This approach ensures computational accuracy while significantly reducing the computational load on the FPGA’s computing cores.

**High-throughput NTT/INTT Modules.** The NTT plays a crucial role in enhancing the efficiency of polynomial arithmetic operations in FHE. The overall performance of the accelerator is greatly impacted by the efficiency of NTT operations. Thus, we prioritize the design of a high-throughput NTT module to ensure the efficient execution of NTT calculations.

A typical NTT implementation consists of a series of interconnected butterfly units, encompassing fundamental operations such as modular multiplication and modular addition (subtraction). The greater the number of butterfly units, the higher the throughput, and the lower the computational latency for NTT calculations. It’s essential to emphasize that these modular operations are associated with relatively high computational costs.

As illustrated in Figure 6, to fully utilize the finite resources of the FPGA and optimize computational latency, we introduce dedicated computing cores for modular multiplication and addition (subtraction) within the NTT module. Consequently, the NTT module does not share these cores with other modules, eliminating any competition for these cores when NTT and other modules operate concurrently. Additionally, to enhance the throughput of NTT calculations, we optimize the butterfly units and minimize resource usage (e.g., LUTs, DSPs) as much as possible for this implementation. In our case, the optimized NTT module can instantiate 256 processing elements (PEs).

### 6.3 Vector Chaining

To enhance the execution efficiency of the accelerator for blind rotation procedure, we introduce a schedule-optimized vector chaining mechanism. By interconnecting these computation units as shown in Figure 7, the intermediate results of each key operation within the blind rotation process can flow seamlessly to the subsequent computation unit. This eliminates the need for frequent read and write operations on the on-chip memory. As a result, we reduce memory access time and alleviate the read-write pressure on the register file.
6.4 Memory Design

Our accelerator is a vector processor equipped with specialized computational and storage modules tailored for FHE operations. Within the computational module, we instantiate 256 computing units, each capable of handling 512 operands per cycle. Both data processing and storage operate at a rate of 512 data/cycle. The accelerator features multiple register files, designed to match the bandwidth of the computing cores. One end of these register files is directly connected to the High-Bandwidth Memory (HBM), with data being organized within the register files and then supplied to the designated computing cores. Due to the pipelined nature of the computing cores, the theoretical throughput can potentially reach up to 512 data/cycle. However, despite the high throughput capabilities of the accelerator, the storage of FHE ciphertext and key sizes remains a significant challenge.

To address this issue, we utilize HBM as off-chip storage, which provides a generous storage capacity of up to 8GB and features a rapid transfer rate of 16GB/s, perfectly aligning with the storage requirements of our accelerator. Specifically, the HBM is connected to the host CPU through a PCIe interface, which enables efficient read and
write operations in the expanded HBM memory space. This approach proves especially
beneficial when handling substantial data volumes like ciphertext and keys. For smaller
parameters, the host CPU utilizes the AXI4-Lite interface to access the cache space within
the on-chip register file. This facilitates the transmission of computational tasks and
system parameters such as Montgomery reduction. In essence, the host CPU establishes
crucial connections to the FPGA through the PCIe and AXI4-Lite interfaces, enabling
efficient data access and transfer.

Although high-bandwidth memory (HBM) provides ample storage capacity, its memory
access time is both random and relatively long, typically around 30 cycles. We introduce a
register file between the HBM and the computing cores. The register file acts as a cache
and proactively accesses the HBM to fetch the required data for calculations. By doing
so, the compute module can efficiently access the register file, retrieving the necessary
source operands in just a single cycle. This approach minimizes the impact of HBM’s
access latency on overall computation performance.

**Analysis.** During the blind rotation process, two types of auxiliary data are required:
blind rotation keys $BRK$ and the NTT table for $Y^i - 1$. It’s important to note that not
all of this precomputed data is used in one iteration; instead, three or nine of them are
utilized per iteration. Therefore, we store precomputed data on the HBM and employ
a data prefetching technique to mitigate the delay in transferring data from the HBM
to on-chip memory. Specifically, during the execution of the NTT operation for $acc$, we
proactively read the corresponding NTT representation of $Y^i - 1$ into the register file. As
a result, the computation for MAC can be performed directly, without waiting for data
retrieval.

### 6.5 Evaluation

#### 6.5.1 Methodology

**Software and hardware configuration.** We build a real-world experimental environ-
ment based on an x86 CPU system. On the host side, we integrate Xilinx’s extensive
developing toolkit. The Verilog RTL code is compiled into bit files utilizing Xilinx Vivado
(version 2022.1) and subsequently loaded onto the Xilinx Alveo U280 FPGA. The host
system is equipped with a C++-coded runtime environment, which works in close collab-
oration with the FPGA. Furthermore, communication between the host and the Alveo
U280 takes place via the PCIe interface.

**Benchmarks.** We focus on evaluating the performance of FPGA accelerator under
different metrics, such as hardware resource consumption and execution time. To emphasize
its superiority, we also conduct a thorough comparison with existing ASIC accelerators
like MATCHA [JLJ22] and STRIX [PCK+23], as well as typical FPGA designs such as
XHEC [NOMP22], YKP [YKP22], and FPT [VBDV22].

#### 6.5.2 Performance Results

In terms of FPGA acceleration performance, NFP achieves remarkable efficiency in
blind rotation operations. With the $128B$ parameter setting, our experimental results
demonstrate a latency of only 0.92ms, which brings around $4.1 \times$ performance improvement
compared to the CPU implementation. In contrast to FPGA accelerators like YKP
[YKP22], NFP not only utilizes fewer resources but also achieves a speedup of up to $2 \times$
(1.88ms vs. 0.92ms).

It’s worth mentioning that FPT[VBDV22] introduces a rapid FPGA implementation
that achieves a runtime of just 0.58ms through the use of the pipelined FFT technique.
However, this technique comes at the cost of increased approximation error, resulting
in a decryption failure rate of approximately $2^{-15}$. To ensure a fair comparison with
[VBDV22], we adjust the bootstrapping parameters to align the decryption failure rates and security levels as closely as possible, as explained in Appendix E. While maintaining a similar decryption failure rate to FPT, NFP utilizes almost identical hardware resources but achieves up to $2 \times$ performance improvement (0.58ms vs. 0.29ms).

Besides, we can see that NFP exhibits a performance level that is roughly half that of MATCHA and STRIX. Nevertheless, it’s worth noting that current ASIC accelerator implementations still face significant hurdles, particularly in terms of development expenses and cycle duration. In conclusion, the notable enhancements in performance achieved by NFP stem from a combination of algorithmic refinements and the incorporation of numerous computational and memory enhancements within our accelerator design.

### Table 12: Comparison bootstrapping of hardware implementations, where FR is the decryption failure rate, throughput is calculated by number of bootstrapping operations per second.

<table>
<thead>
<tr>
<th>Works</th>
<th>FR</th>
<th>Resource</th>
<th>Latency (ms)</th>
<th>Thr. (GBS/s)</th>
<th>Thr./DSP (GBS/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MATCHA [JLJ22]</td>
<td>-</td>
<td>36.96 mm$^2$ 16nm PTM [SYC+12]</td>
<td>0.20</td>
<td>5000</td>
<td>-</td>
</tr>
<tr>
<td>STRIX [PCK+23]</td>
<td>-</td>
<td>141.37 mm$^2$ 28nm TSMC</td>
<td>0.16</td>
<td>6250</td>
<td>-</td>
</tr>
<tr>
<td>XHEC [NOMP22]</td>
<td>-</td>
<td>520K / 659K / 4096 / 167Mb</td>
<td>-</td>
<td>-</td>
<td>0.63</td>
</tr>
<tr>
<td>YKP [YKP22]</td>
<td>-</td>
<td>842K / 662K / 7202 / 338Mb</td>
<td>3.76</td>
<td>265</td>
<td>0.036</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>442K / 342K / 6910 / 409Mb</td>
<td>1.88</td>
<td>531</td>
<td>0.076</td>
</tr>
<tr>
<td>FPT [VBDV22]</td>
<td>$2^{-15}$</td>
<td>506K / 1024K / 5080 / 14Mb</td>
<td>0.58</td>
<td>1724</td>
<td>0.288</td>
</tr>
<tr>
<td>NFP</td>
<td>$2^{-15}$</td>
<td>891K / 217K / 4508 / 34Mb</td>
<td>0.92</td>
<td>1087</td>
<td>0.241</td>
</tr>
<tr>
<td></td>
<td>$2^{-31}$</td>
<td>891K / 217K / 4508 / 33Mb</td>
<td>0.29</td>
<td>3448</td>
<td>0.765</td>
</tr>
</tbody>
</table>

### 7 Application

In this section, we briefly discuss practical applications of the proposed NTRU-based bootstrapping. Our bootstrapping can be utilized to instantiate logical gates such as AND, XOR, and OR gates, which in turn can be used to construct adders and multipliers. For example, a full adder takes two binary inputs, $A_i$ and $B_i$, along with a carry bit $C_{i-1}$ from the previous stage. It produces two outputs: the sum bit $S_i$ and the carry bit $C_i$ for the next stage as follows.

$$S_i = A_i \oplus B_i \oplus C_{i-1},$$

$$C_i = A_iB_i + C_{i-1}(A_i \oplus B_i).$$

This functionality can be achieved using 5 gate bootstrappings, and the TFHE-rs library requires $5 \times 6.8 = 34$ms to achieve this task. However, our technique significantly improves this time to just $5 \times 3.8 = 19$ms with CPU implementation and $5 \times 0.29 = 1.45$ms with FPGA implementation.

In addition, we focus on a hybrid homomorphic encryption framework. It sends data from the client to the server using symmetric ciphertexts and lets the server homomorphically decrypt the symmetric ciphertexts to obtain the FHE ciphertext, which has the advantage of reducing the size of transmitted ciphertexts and supporting homomorphic computations. In the schemes [TCBS23] and [WWL+23], the homomorphic evaluation of AES-128 ciphertexts was performed using the FBS and CBS modes of the FHEW/TFHE-like scheme. In contrast, we can use the GBS evaluation mode with NTRU-based bootstrapping. As mentioned in [MG20], AES circuits can consist of 33616
binary gates. Consequently, we can convert an AES-128 ciphertext into an NTRU-based FHEW/TFHE-like ciphertext in 2.1 minutes with a CPU implementation.

8 Conclusion

In this paper, we present two improved bootstrapping schemes based on GSW-like NTRU ciphertexts, aiming to elevate the performance of FHE. The first scheme employs a CMux-based blind rotation method, leveraging techniques such as approximate gadget decomposition and key unrolling to improve the efficiency of blind rotation. The second scheme involves automorphism-based blind rotation, utilizing a hybrid window size method, which significantly reduces the number of required automorphisms.

To further boost performance, we introduce an advanced implementation utilizing AVX-512 instructions on CPUs. Experimental results demonstrate that our method can execute a NAND gate bootstrapping operation in just 3.8ms, achieving approximately 1.8× performance gain compared to the state-of-the-art TFHE-rs implementation. Finally, we propose a more efficient FPGA accelerator that accelerates the entire blind rotation process from both computational and memory design perspectives. We conclude that the proposed technique can improve the efficiency of applications with the gate bootstrapping mode.

Acknowledgments

We are grateful for the helpful comments from the anonymous reviewers. This work was supported by the Huawei Technologies Co., Ltd and CAS Project for Young Scientists in Basic Research (Grant No. YSBR-035).

References


Faster NTRU-based Bootstrapping in less than 4 ms


A Useful Algorithms for LWE ciphertext

In this section, we present the sample extract, key-switching, modulus switching for LWE ciphertext.
A.1 Sample Extraction

The original sample extraction algorithm can extract some LWE samples from an RLWE ciphertext in the TFHE scheme [CGGI20]. Recently, Xiang et al. [XZD+23] extend this technique to the NTRU ciphertext. In particular, the NTRU ciphertext \( \text{ct} = (g + m) / f \in \mathcal{R}_Q \) can be viewed as an RLWE ciphertext \( (\text{ct}, 0) \in \mathcal{R}_Q^2 \), and the decryption process is written as

\[
0 - \text{ct} \cdot f = (g + m) / f \cdot f = g + m,
\]

by using the secret key \( f \). We define the sample extraction as

\[
\text{SampleExtraction}(\text{ct}) = (a_0, -a_{N-1}, -a_{N-2}, \ldots, -a_1, 0) \in \text{LWE}_{\phi(f), Q}(m_0),
\]

where the noise does not increase in the process.

A.2 Key Switching for LWE ciphertext

We show the key-switching algorithm for LWE ciphertext in Lemma 4.

**Lemma 4 (LWE Key Switching).** Input an LWE ciphertext \( \text{ct} = (a, b) \in \text{LWE}_{s, Q}(m) \) with error variance \( \text{Var}(\text{err}(\text{ct})) \), and the switching keys \( 
\text{sk}_{i,j,v} \in \text{LWE}_{s, Q}'(v_\zeta B_k^f) \), where \( v \in \{0, \ldots, B_k - 1\} \), for all \( 0 \leq i \leq N - 1 \), \( 0 \leq j \leq d_k - 1 \), and let \( d_k = \lceil \log_{B_k} Q_k \rceil \) with error variance \( \text{Var}(\text{err}(\text{sk})) \), the LWE key switching algorithm computes

\[
\text{LWE.KeySwitch}(\text{ct}) = (0, b) - \sum_{i,j} \text{sk}_{i,j,a_{i,j}},
\]

which outputs a new LWE ciphertext \( \text{ct}' \in \text{LWE}_{s, Q}^n(m) \), and its variance satisfies \( \text{Var}(\text{err}(\text{ct}')) \leq \text{Var}(\text{err}(\text{ct})) + N d_k \cdot \text{Var}(\text{err}(\text{sk})) \), where \( d_k = \lceil \log_{B_k} Q_k \rceil \).

**Proof.** Let \( \text{sk}_{i,j,v} = (a'_{i,j,v}, a_{i,j,v}, s + v z_i B_k^f + e_{i,j,v}) \) for some \( a'_{i,j,v} \in \mathbb{Z}_q^n \) and \( e_{i,j,v} \in \chi_{\delta} \), the output ciphertext is

\[
\text{ct}' = \text{LWE.KeySwitch}(\text{ct})
\]

\[
= (0, b) - \sum_{i,j} \text{sk}_{i,j,a_{i,j}} \mod Q
\]

\[
= (a', b') \mod Q \in \text{LWE}_{s, Q}^n(m).
\]

It outputs a new LWE ciphertext under the secret key \( s \), where \( a' = - \sum_{i,j} a'_{i,j,a_{i,j}} \) and \( b' = b - a \cdot z + a' \cdot s - \sum_{i,j} e_{i,j,a_{i,j}} \). Thus, the variance of the noise satisfies \( \text{Var}(\text{err}(\text{ct}')) \leq \text{Var}(\text{err}(\text{ct})) + N d_k \cdot \text{Var}(\text{err}(\text{sk})) \). \( \square \)

A.3 Modulus Switching

The modulus switching technique can change the modulus of LWE ciphertext [BV11] without affecting the message as shown in Lemma 5.

**Lemma 5 (LWE Modulus Switching).** Input an LWE ciphertext \( \text{ct} = (a, b) \in \text{LWE}_{s, Q}(m) \) with error variance \( \text{Var}(\text{err}(\text{ct})) \), the modulus switching algorithm computes

\[
\text{LWE.KeySwitch}(\text{ct}) = (\lfloor \frac{a}{Q} \rfloor, \lfloor \frac{b}{Q} \rfloor),
\]

which outputs the LWE ciphertext \( \text{ct}' \) under modulus \( q \), and its variance satisfies \( \text{Var}(\text{err}(\text{ct}')) \leq (\frac{q}{Q})^2 \cdot \text{Var}(\text{err}(\text{ct})) + \frac{n+2}{24} \).

Faster NTRU-based Bootstrapping in less than 4 ms
Proof. Let the integers \( Q > q > t \), the output ciphertext is
\[
ct' = \text{ModSwitch}_{Q \to q}(ct) = ([\frac{q}{Q} \cdot a], [\frac{q}{Q} \cdot b]).
\]
By checking the decryption function, we can get
\[
\left\lfloor \frac{q}{Q} \cdot a \right\rfloor + \langle r, s \rangle + r + kq = \frac{t}{q}Q \cdot m + \frac{q}{Q}e + \langle r, s \rangle + r + kq.
\]
According to the central limit heuristic, the error is close to a Gaussian distribution, and its variance is
\[
\text{Var}(\text{err}(ct')) \leq \left( \frac{q}{Q} \right)^2 \cdot \text{Var}(\text{err}(ct)) + \frac{|s|^2}{6} + 1.
\]

Round-to-Odd Modulus Switching. Lee et al. [LMK+23] proposed a special modulus switching method to generate LWE ciphertexts with all entries odd as follows
\[
ct' = \text{ModSwitch}_{\text{odd}}(ct) = ([\left\lfloor \frac{q}{Q} \cdot a \right\rfloor_{\text{odd}}, [\left\lfloor \frac{q}{Q} \cdot b \right\rfloor_{\text{odd}}]),
\]
where \([\cdot]_{\text{odd}}\) outputs the nearest odd integer for the input value. The correctness of this step can be obtained directly from Lemma 5. For the noise growth, since the error introduced by rounding at this point follows the standard deviation of a uniform distribution in \([-1/2, 1/2]\), we can get variance is
\[
\text{Var}(\text{err}(ct')) \leq \left( \frac{q}{Q} \right)^2 \cdot \text{Var}(\text{err}(ct)) + \frac{|s|^2}{6} + 1.
\]

B Correctness of Key Switching for NTRU Ciphertext

We show the proof of Lemma 2.

Proof. Let \( \text{KSK} = (g/f + g \cdot f/f') \in \mathbb{R}^d_Q \), we have
\[
ct' = \text{NTRU.KeySwitch}(ct)
= \langle g^{-1}(ct), \text{KSK} \rangle
= \langle g^{-1}(ct), g \rangle \cdot d + g + \mu \cdot f' = \langle g^{-1}(ct), g \rangle + g + \mu \cdot \frac{f}{f'}
\]
As mentioned before the external product, the new ciphertext satisfies \( ct' \in \text{NTRU}_{f,Q}(\mu) \), and the variance of the noise is
\[
\text{Var}(g') \leq Nd^2 \frac{B^2}{12} \cdot \text{Var}(\text{err}(\text{KSK})) + \text{Var}(\text{err}(ct)).
\]

C NTT Algorithm

The NTT is shown in Algorithm 3. We omit the INTT algorithm since it is symmetric.
Algorithm 3 Algorithm for Number Theoretic Transform

Input:
A coefficient vector \( a = (a_0, a_1, ..., a_{N-1}) \) for \( a(X) \in \mathcal{R}_Q \).
A table \( \zeta_{rev} \) computed by powers of \( \zeta \) and stored in bit-reversed order, where \( \zeta_{rev}[i] = \zeta^{\text{bit-reverse}(i)} \mod Q \).

Output:
A NTT vector of \( a \in \mathbb{Z}_N^Q \) in bit-reversed order.

1: \( t = N \)
2: for \( (m = 1; m < 2N; m = 2m) \) do
3: \( t = t/2 \)
4: for \( (i = 0; i < m; i++) \) do
5: \( j_1 = 2 \cdot i \cdot t \)
6: \( j_2 = j_1 + t - 1 \)
7: for \( (j = j_1; j \leq j_2; j++) \) do
8: \( U = a_j \)
9: \( V = a_{j+t} \cdot \zeta^{[m+i]} \mod Q \)
10: \( a_{j+t} = U + V \mod Q \)
11: \( a_j = U - V \mod Q \)
12: end for
13: end for
14: end for
15: return \( \text{NTT}(a) \).

D Automorphism-based Blind Rotation in [XZD⁺23]

In this Section, we describe the NTRU-based blind rotation that was proposed in [XZD⁺23] scheme, which output an NTRU ciphertext \( \text{NTRU}(X^{b+t} \sum_{i=0}^{n-1} a_i s_i) \). Note that, the exact gadget decomposition is used during the external products.

E Parameters for Bootstrapping

We give some symbolic and parameters as follows
- \( \lambda \), Security level;
- \( t \), Plaintext modulus for the LWE sample;
- \( n \), Lattice dimension for the LWE sample;
- \( q \), Ciphertext modulus for the LWE sample;
- \( N \), Ring dimension for NTRU/NGS;
- \( \sigma \), Standard deviation of Gaussian distribution;
- \( Q \), Ciphertext modulus for the NTRU/NGS sample;
- \( P \), Auxiliary modulus used in the approximate gadget decomposition;
- \( B \), Gadget base for modulus \( Q \) used in the external product;
- \( d \), Exact gadget decomposition length for modulus \( Q \);
- \( d' \), Approximate gadget decomposition length for modulus \( Q \);
- \( Q_k \), Ciphertext modulus used in LWE key-switching;
Algorithm 4 Automorphism-based blind rotation with NTRU and LWE in [XZD+23]

**Input:** An LWE ciphertext $\text{ct} = (a, b = -\langle a, s \rangle - \lfloor \frac{q}{t} \cdot m + e \rfloor \cdot m + e) \in \text{LWE}_{n, q}(m)$, where $q < 2N$. An evaluation key $\text{EVK} = (\text{BRK}^*_i, \text{KSK}_j)$, where $i \in [0, n]$ and $j \in [0, n-1]$.

**Output:** An LWE sample $\text{ct}' \in \text{LWE}_{n, q}(f(m))$.

1. for ($i = 0; i < n; i = i + 1$) do
2. $w_i = 2Nq a_i + 1$
3. $w'_i = w_i^{-1} \mod 2N$
4. end for
5. Let $w'_n = 1$ and $\text{acc} = X^{2Nq} w'_0 \cdot X^{-2Nq} w'_0$
6. for ($i = 0; i < n; i = i + 1$) do
7. $\text{acc} = \text{acc} \odot \text{BRK}^*_i$
8. if $w_i w'_{i+1} \neq 1$
9. $\text{acc} = \text{HomAuto}_{w_i w'_{i+1}}(\text{acc}, \text{KSK}_{w_i w'_{i+1}})$
10. $\text{acc} = \text{acc} \odot \text{BRK}^*_n$
11. end for
12. return $\text{ct}'$

- $B_k$, Gadget base used in LWE key-switching;
- $d_k$, Exact gadget decomposition length for modulus $Q$ digits;
- $\omega$, Window size used in automorphism-based blind rotation.

## F FPGA Parameter and Decryption Failure Rate

To compare with the scheme [YKP22] for FPGA implementation, we adjust the parameters as follows. In order to achieve the same security level as [YKP22] and [VBDV22], we set the value of $n$ to 500. In addition, we set the unrolling factor $m$ to 4 and the length of the approximate gadget decomposition $d'$ to 2. As a result, the number of iterations in the blind rotation using CMux gates is reduced to $500/4 = 125$, while the number of external product executions in each CMux gate is increased to 15. This adjustment for the number of iterations and the length of the approximate gadget decomposition effectively reduces the number of NTTs required in blind rotation, which contributes to improved performance in the FPGA implementation.

Then, we compute the decryption failure rate for this parameter set. For the parameter $n = 500$, $m = 4$, and $d' = 2$, the variance of noise in new CMux gate is

$$\text{Var}(|\text{err}(|\text{acc}|)|) \leq \frac{5Nbd'^2}{2} \cdot \text{Var}(|\text{err}(|\text{BRK}|)|) + \frac{5NP^2}{8} + \text{Var}(|\text{err}(|\text{acc}|)|),$$

where $B = 2^6$, and $P = 2^8$. The step is performed $n/4 = 125$ times in blind rotation, thus the variance of noise in blind rotation satisfies

$$\text{Var}(|\text{err}(|\text{acc}|)|) \leq \left(\frac{5nNbd'^2}{8} \cdot \text{Var}(|\text{err}(|\text{BRK}|)|) + \frac{5nP^2}{32} + \frac{Nd'^2B^2}{12} \cdot \text{Var}(|\text{err}(|\text{BRK}|)|) + \frac{NP^2}{24}\right) \leq \left(15n + 2\right)Nd'^2B^2 \cdot \text{Var}(|\text{err}(|\text{BRK}|)|) + \left(15n + 4\right)NP^2 \cdot \text{Var}(|\text{err}(|\text{BRK}|)|).

By incorporating the variance $\text{Var}(|\text{err}(|\text{acc}|)|)$ into Equation 4, we can calculate the variance of noise for bootstrapping. Finally, we can obtain the final decryption failure rate by evaluating the formula for the decryption failure rate with Equation 7, which is approximately $2^{-15.3}$. 