Nibbling MAYO: Optimized Implementations for AVX2 and Cortex-M4

Ward Beullens¹, Fabio Campos², Sofía Celi³, Basil Hess¹ and Matthias J. Kannwischer⁴

¹ IBM Research Europe, Zurich, Switzerland
² RheinMain University of Applied Sciences, Wiesbaden, Germany
³ Brave Software, San Francisco, California
⁴ Quantum Safe Migration Center, Chelpis Quantum Tech, Taipei, Taiwan

† contact@pqmayo.org

Abstract. MAYO is a popular high-calorie condiment as well as an auspicious candidate in the ongoing NIST competition for additional post-quantum signature schemes achieving competitive signature and public key sizes. In this work, we present high-speed implementations of MAYO using the AVX2 and Armv7E-M instruction sets targeting recent x86 platforms and the Arm Cortex-M4. Moreover, the main contribution of our work is showing that MAYO can be even faster when switching from a bitsliced representation of keys to a nibble-sliced representation. While the bitsliced representation was primarily motivated by faster arithmetic on microcontrollers, we show that it is not necessary for achieving high performance on Cortex-M4. On Cortex-M4, we instead propose to implement the large matrix multiplications of MAYO using the Method of the FourRussians (M4R), which allows us to achieve better performance than when using the bitsliced approach. This results in up to 21% faster signing. For AVX2, the change in representation allows us to implement the arithmetic much faster using shuffle instructions. Signing takes up to 3.2 × fewer cycles and key generation and verification enjoy similar speedups. This shows that MAYO is competitive with lattice-based signature schemes on x86 CPUs, and a factor of 2-6 slower than lattice-based signature schemes on Cortex-M4 (which can still be considered competitive).

Keywords: MAYO · Oil and Vinegar · Arm Cortex-M4 · AVX2 · NIST PQC

1 Introduction

Most public-key cryptographic algorithms that are deployed today are vulnerable to efficient attacks from large-scale quantum computers. Due to this threat, it is important to transition to quantum-safe alternatives. The US National Institute of Standards and Technology (NIST) selected three quantum-safe digital signature algorithms for standardization in 2022 [oST22]: Crystals-Dilithium [LDK⁺], FALCON [PFH⁺], and SPHINCS⁺ [HBD⁺]. Additionally, NIST is running a process to standardize more quantum-safe signature schemes. One of the most efficient schemes submitted to this process in terms of communication size and speed is MAYO, a multivariate signature scheme.

MAYO [Beu22, BCC⁺23] is a variant of the Oil and Vinegar scheme (OV) [Pat95, KPG99]. The Oil and Vinegar scheme is one of the oldest, and arguably the most studied multivariate digital signature scheme. With small signature sizes, and fast signing and verification, OV has withstood the test of time remarkably well since its invention in 1995.

1 Part of this work was done while the author was at Academia Sinica.
Its major drawback is its relatively large key sizes. The MAYO variant of the scheme solves the problem of large key sizes while preserving very good computational efficiency and signature size, which makes it a promising candidate in the latest NIST standardization project.

In this work, we focus on implementing the MAYO signature scheme in a high-speed manner. We target both AVX2 and Arm platforms. We follow the specification of the MAYO scheme as given by [BCC+ 23], but we propose a change to this specification that results in significant implementation speed-ups. The results of our speed-ups can be found in section 6, where we also compare our cycle counts with those of other NIST PQC algorithms.

Contributions. The contribution of our work is fivefold:

• In section 4, we present the first high-speed implementations of the MAYO signature scheme as submitted to the “on-ramp” additional call for quantum-safe signature algorithms by NIST for standardization [NIS22]. We target the AVX2 and the Armv7E-M instruction sets, and present speed records on Intel Skylake, Intel Icelake, and Arm Cortex-M4.

• In section 3, we present a constant-time Gaussian elimination procedure tuned for the MAYO signature scheme with a methodology similar to that of [CKY21], but adapted for non-square matrices.

• In section 5, we propose a change to the current MAYO specification [BCC+ 23, on 01/06/2023]: While the current version of MAYO uses a bitsliced representation for public keys, private keys, and all outputs of the PRNG, we show that this choice is not ideal. This choice was mainly motivated by platforms that achieve the best performance with bitsliced field arithmetic, such as the Arm Cortex-M4. Platforms for which better arithmetic exists (such as those implementing AVX2 or Arm Neon), suffer with this choice. We instead propose using the nibble-sliced representation1, which is commonly found in other multivariate cryptosystems such as OV [BCH+ 23].

• In section 5, we propose to use the Method of the Four Russians (M4R) [ADKF70, AH74] for costly matrix multiplications within MAYO on the Cortex-M4. This essentially trades field multiplications for table look-ups with the latter being much cheaper on embedded platforms. These efficiency gains motivate our usage of M4R. Note that this method is compatible with other multivariate cryptosystems, specially those that use a nibble-sliced representation, such as OV [BCH+ 23]. However, determining if OV implementations using M4R are superior is not obvious and left to future work. Using M4R, we achieve modest speed-ups of up to 21% over the previous implementations that use the bitsliced representation. However, M4R can only be efficiently implemented if matrices are in nibble-sliced representation. On-the-fly conversion outweighs the gains achieved.

• Using the nibble-sliced representation allows us to implement the $\mathbb{F}_{16}$ arithmetic within MAYO using AVX2 shuffle instructions, which results in much better performance. Fundamentally, this technique is also based on M4R. Using AVX2 shuffle instructions for field multiplication has been common practice in multivariate cryptography for many years [CCC+09, DCP+20, BCH+23]. However, unlike existing approaches, we use both the high and the low nibbles of the lookup table AVX2 register, which doubles the number of multiplications per shuffle instruction. Compared to the bitsliced implementation, the resulting nibble-sliced implementations of MAYO uses up to 3.2× fewer cycles.

1The authors of [BCC+ 23] have agreed to incorporate these changes in the round-2 submission of their specification.
Source code. The source code of the implementations described in this paper is available under an Apache 2.0 license. The reference implementation and the AVX2 implementation are available at https://github.com/PQCMayo/MAYO-C. The Arm Cortex-M4 implementation is available at https://github.com/PQCMayo/MAYO-M4. The bitsliced and nibble-sliced variants are available in separate branches.

Related work. Most prior work [KKS+21, CKY21, Pet13, FG18] on implementations of multivariate signature schemes targets the Rainbow [DCK+21] cryptosystem, since it was a finalist of the NIST Post-Quantum-Cryptography (PQC) standardization process [oST]. However, many of these techniques can be adapted to other OV-based schemes including MAYO. In [Ben22], Beullens provides a preliminary implementation of MAYO. In [BCC+23], the authors present an updated set of parameters and, accordingly, a reference software implementation based on bitsliced arithmetic. In [GMSS23], the authors present the first implementation of MAYO on Arm microcontrollers. They use a modified parameter set to speed up the signing and verification processes, which is very close but not identical to [BCC+23]. We vastly outperform these implementations. It is worth noting that two implementations of MAYO on FPGA were recently proposed [SMA23, HSMR23] (we include some numbers of the latter in Table 6).

2 Preliminaries

In this section, we recall the MAYO signature scheme (subsection 2.1)\(^2\) and the Method of the Four Russians (subsection 2.2).

Notation. If \(X\) is a finite set, we write \(x \leftarrow X\) to denote that \(x\) is assigned a value chosen from \(X\) uniformly at random. If \(A\) is an algorithm, we write \(x \leftarrow A(y)\) to denote that \(x\) is assigned the output of running \(A\) on input \(y\). If \(k\) is an integer, we denote by \([k]\) the set \(\{0, \ldots, k-1\}\). If \(A\) is a matrix, by \(A[i, j]\) the entry in the \(i\)-th row and \(j\)-th column of \(A\), by \(A[:, i] \in \mathbb{F}_q^m\) the \(i\)-th column of \(A\), and by \(A[i, :] \in \mathbb{F}_q^n\) the \(i\)-th row of \(A\). We denote by \((A \cdot b) \in \mathbb{F}_q^{m \times (n+1)}\) the matrix whose first \(n\) columns are the columns of \(A\), and whose last column is \(b\). We say a matrix \(A \in \mathbb{F}_q^{n \times n}\) is upper triangular if \(A[i, j] = 0\) for all \(0 \leq j < i < n\).

2.1 MAYO

Both an Oil and Vinegar [PKG99, Pat97] and a MAYO public key represents a multivariate quadratic map \(\mathcal{P} : \mathbb{F}_q^m \to \mathbb{F}_q^m\) consisting of \(m\) homogeneous quadratic polynomials in \(n\) variables over a small finite field \(\mathbb{F}_q\). The secret key represents a linear subspace \(O \subset \mathbb{F}_q^n\) of dimension \(o\), on which \(\mathcal{P}\) vanishes, i.e. \(\mathcal{P}(\mathbf{0}) = 0\) for all vectors \(\mathbf{o} \in O\). In the case of Oil and Vinegar, \(o = m\), and \(\mathcal{P}\) is used directly to verify if a signature \(s \in \mathbb{F}_q^m\) is valid for a message \(m\) given that public key \(\mathcal{P}\); the signature is valid if \(\mathcal{P}(s) = H(m)\), where \(H\) is a salted hash function that outputs elements in \(\mathbb{F}_q^m\). Knowledge of the secret space \(O\) allows the signer to sample such signatures by solving a system of \(m\) linear equations.

\(^2\)For an in-depth explanation, see [BCC+23, Chapter 1 & 2]
MAYO is a variant of the Oil and Vinegar scheme, where $\mathcal{P}$ has the same structure with the exception that the dimension of the space $O$ on which $\mathcal{P}$ evaluates to zero is “too small”, i.e., $\dim(O) = o$, with $o$ less than $m$. Reducing the dimension of $O$ drastically shrinks the key sizes. However, it also means that the OV signing algorithm does not work anymore. To solve this problem, $\mathcal{P}$ is not used directly in the signature and verification procedure. Instead, the verifier “whips up” $\mathcal{P}$ into a $k$-fold larger map $\mathcal{P}^* : \mathbb{F}_q^{kn} \to \mathbb{F}_q^m$, with $m$ polynomials in $k$ sets of $n$ variables ($k$ is a parameter of the scheme). Concretely, $\mathcal{P}^*$ is defined as:

$$\mathcal{P}^*(x_1, \ldots, x_k) := \sum_{i=1}^k E_{ji}^i \mathcal{P}(x_i) + \sum_{i=1}^k \sum_{j=i+1}^k E_{ij} \mathcal{P}^*(x_i, x_j),$$

where $\mathcal{P}^*(x,y) := \mathcal{P}(x+y) - \mathcal{P}(x) - \mathcal{P}(y)$, and where for all $i \in \{1, \ldots, k\}$ and $j \in \{i+1, \ldots, k\}$ the matrix $E_{ij} \in \mathbb{F}_q^{m \times m}$ is fixed and public. These matrices are chosen such that, under the correspondence between vectors in $\mathbb{F}_q^n$ and polynomials in $\mathbb{F}_q[X]$ of degree at most $m$, multiplication by $E_{ij}$ corresponds to multiplication by powers of $X$ modulo an irreducible polynomial $f(X) \in \mathbb{F}_q[X]$ of degree $m$. A MAYO signature $S = (s_1, \ldots, s_k) \in \mathbb{F}_q^m$ is considered valid if $\mathcal{P}^*(s_1, \ldots, s_k) = H(m)$.

To compute $\mathcal{P}^*(S)$, the verifier (as seen in Algorithm 3) first computes $\mathcal{P}(s_i)$ and $\mathcal{P}^*(s_i, s_j)$ for all $i \in \{1, \ldots, k\}$ and all $j \in \{i+1, \ldots, k\}$, and then combines said variables to obtain $\mathcal{P}^*(s)$. Since the $E_{ij}$ matrices act as multiplication by powers of $X$ (mod $f(X)$), the verifier can multiply the polynomials corresponding to $\mathcal{P}(s_i)$ and $\mathcal{P}^*(s_i, s_j)$ with the appropriate powers of $X$ and perform a single reduction modulo $f(X)$. Computing the evaluations of $\mathcal{P}$ and $\mathcal{P}^*$ is computationally more demanding than combining the results.

Similarly, to sign a message (as seen in Algorithm 2), the signer has to partially evaluate $\mathcal{P}$ and $\mathcal{P}^*$ on $k$ vectors $(v_1, \ldots, v_k) \in \mathbb{F}_q^{n-o}$, and combine the results to calculate the coefficients of a system of linear equations, $Ax = y$, whose solution will determine a signature. The most computationally demanding steps of signing are the partial evaluations of $\mathcal{P}$ and $\mathcal{P}^*$ and the Gaussian elimination used to solve the linear system. Hence, these should be the main focus of optimization efforts. In contrast, the task of combining the partial evaluations into $A$ and $y$, and the task of obtaining a signature $s$ from a solution $x$ to the system $Ax = y$ accounts for only a small fraction of the signing time, and, therefore, does not need careful optimization.

Polynomial evaluation as matrix multiplication. The $\left(\begin{smallmatrix} n+1 \\ 2 \end{smallmatrix}\right)$ coefficients of each of the $m$ polynomials $(p_1, \ldots, p_m)$ in the MAYO public key $\mathcal{P}$ are arranged in the upper-diagonal part of $n$-by-$n$ matrices $P_k$ such that

$$P_k(x) = x^TP_kx$$

for all $1 \leq k \leq m$. Moreover, we have

$$P_k(x,y) := p_k(x+y) - p_k(x) - p_k(y) = x^TP_ky + y^TP_kx.$$ 

The matrices $P_k$ are split in 3 parts as follows

$$P_k^{(i)} = \begin{pmatrix} P_k^{(1)} & P_k^{(2)} \\ 0 & P_k^{(3)} \end{pmatrix},$$

where $P_k^{(1)} \in \mathbb{F}_q^{(n-o) \times (n-o)}$ and $P_k^{(3)} \in \mathbb{F}_q^{o \times o}$ are upper-diagonal, and $P_k^{(2)} \in \mathbb{F}_q^{(n-o) \times o}$. The matrices $P_k^{(1)}$ and $P_k^{(2)}$ are expanded from a short seed using an AES-based expansion function, while $P_k^{(3)}$ is stored as part of the public key.
To compute $P(s_i)$ and $P'(s_i, s_j)$ for all $1 \leq i < j \leq k$, it suffices to compute $S^T P_k S$ for all $k \in [m]$, where $S \in F_q^{n \times k}$ is the matrix whose columns are $s_1, \ldots, s_k$. The value of $P(s_i)_k$ can be found on the diagonal of $S^T P_k S$ and $P'(s_i, s_j)_k$ is the sum of the entries at locations $(i, j)$ and $(j, i)$ in the matrix $S^T P_k S$.

Matrix-matrix multiplications (with the left matrix possibly being upper-diagonal) are used extensively as part of the signing and verification algorithms of MAYO, which means they should be implemented and optimized carefully.

In Algorithm 1 (KeyGen), Algorithm 2 (Sign), and Algorithm 3 (Verify), we give simplified pseudocode for the MAYO signature scheme, but for a detailed specification we refer to [BCC++23]. In particular, we refer to the full specification for the Compute_y and Compute_A functions, that respectively compute the right-hand side and the left-hand side of the system of linear equations $Ax = y$. Implementing these functions is relatively straightforward and cheap and was not the focus of the optimization effort of this paper.

Algorithm 1 KeyGen ()

Output: A key pair $(pk, sk)$

1: //Derive $O$ and the $P_i^{(1)}, P_i^{(2)}$ from random seed$_{sk}$.
2: seed$_{sk} \leftarrow \{0, 1\}^{1 + 64}$
3: $(\text{seed}_{pk}, O) \leftarrow \text{SHAKE256}(\text{seed}_{sk})$ // $O \in F_q^{(n-o) \times o}$
4: $\{P_i^{(1)}, P_i^{(2)}\}_{i \in [m]} \leftarrow \text{AES-128-CTR}(\text{seed}_{pk})$ // $P_i^{(1)} \in F_q^{(n-o) \times (n-o)}, P_i^{(2)} \in F_q^{(n-o) \times o}$
5: //Compute $P_i^{(3)} \in F_q^{no \times o}$.
6: for $i$ from $0$ to $m-1$ do
7: $P_i^{(3)} \leftarrow \text{Upper}(O^T(P_i^{(1)}O - P_i^{(2)}))$
8: return $(pk = (\text{seed}_{pk}, \{P_i^{(3)}\}_{i \in [m]}), sk = \text{seed}_{sk})$.

Note that MAYO sets the size of the finite field to be $16$: $F_{16}$. It also provides 4 parameter sets: MAYO$_1$, MAYO$_2$, MAYO$_3$ and MAYO$_5$. The first two parameters are for NIST security level 1, the third for NIST security level 3, and the fourth for NIST security level 5.

2.2 Method of the Four Russians

The Method of the Four Russians (M4R) was first presented by Arlazarov, Dinic, Kronrod, and Faradzev [ADKF70] and received its name in [AH74, Chapter 6]. It was originally presented for multiplying boolean matrices, but it can be straightforwardly extended for matrix multiplication over small fields, and in particular over $F_{16}$.

For matrix multiplication, the algorithm works as follows: given a small integer $t$, to compute the product of a $(n \times m)$ matrix $A$ and a $(m \times k)$ matrix $B$, one divides $A$ into $m/t$ vertical stripes $A_i$, and $B$ into $m/t$ horizontal stripes $B_j$, which allows the product $AB$ to be computed as $\sum_{i=0}^{k} A_i B_j$. Multiplication, then, works as follows:

- For each stripe, compute all linear combinations of the rows of $B_i$ as a look-up table $T$ to store $16^t \cdot k$ field elements.
- Use each row in $A_i$ as an index to look up the corresponding row from $T$ and accumulate the product.

If $t = 2$, we can illustrate the method with the following example, given the following matrix product:
Algorithm 2 Sign \((\text{seed}_{sk}, M)\)

**Input:** Secret key \(\text{seed}_{sk}\)

**Input:** Message \(M\)

**Output:** Signature \((S, \text{salt})\)

1: //Rederive \(O\) and \(P_i^{(1)}, P_i^{(2)}\) from \(\text{seed}_{sk}\).
2: \((\text{seed}_{pk}, O) \leftarrow \text{SHAKE256}(\text{seed}_{sk})\)
3: \(\{P_i^{(1)}, P_i^{(2)}\}_{i \in [m]} \leftarrow \text{AES-128-CTR}(\text{seed}_{pk})\)
4: //Hash salted message.
5: \(\text{salt} \in \{0, 1\}^{\lambda + 64}\)
6: \(t \leftarrow \text{SHAKE256}(M||\text{salt})\)
7: \(V \in \mathbb{F}_q^{k \times (n-o)}\)
8: for \(i\) from 1 to \(m\) do
9: \(L_i \leftarrow (P_i^{(1)} + P_i^{(2)})^T \cdot O + P_i^{(2)}\)
10: \(M_i \leftarrow V \cdot L_i\)
11: \(Y_i \leftarrow V \cdot P_i^{(1)}\)
12: //Build linear system \(Ax = y\).
13: \(A \leftarrow \text{Compute}_A(\{M_i\}_{i \in [m]})\)
14: \(y \leftarrow t + \text{Compute}_y(\{Y_i\}_{i \in [m]})\)
15: 
16: //Try to sample a random solution \(x\) to \(Ax = y\).
17: \(x \leftarrow \text{SampleSolution}(A,y)\)
18: if \(x = \bot\) then //Retry if there are no solutions
19: go to 7
20: //Output the signature.
21: \(X \leftarrow \text{Matrixify}(x)\)
22: \(S \leftarrow (V + (OX)^T, X)\)
23: return \((S, \text{salt})\).

Algorithm 3 Verify \((pk, M, \text{Sig})\)

**Input:** Public key \(pk = (\text{seed}_{pk}, \{P_i^{(3)}\}_{i \in [m]})\)

**Input:** Message \(M\)

**Input:** Signature \(\text{Sig} = (S, \text{salt})\)

**Output:** An boolean to indicate if the signature is valid.

1: //Derive \(P_i^{(1)}, P_i^{(2)}\) from \(\text{seed}_{pk}\).
2: \(\{P_i^{(1)}, P_i^{(2)}\}_{i \in [m]} \leftarrow \text{AES-128-CTR}(\text{seed}_{pk})\)
3: //Hash salted message.
4: \(t \leftarrow \text{SHAKE256}(M||\text{salt})\)
5: //Compute \(P^*(s)\).
6: for \(i\) from 1 to \(m\) do
7: \(Y_i \leftarrow S \begin{pmatrix} P_i^{(1)} & P_i^{(2)} & P_i^{(3)} \end{pmatrix} S^T\)
8: \(y \leftarrow \text{Compute}_y(\{Y_i\}_{i \in [m]})\)
9: return \(y == t\) //Accept signature if \(y = t\).
To compute this product using M4R (with \( t = 2 \)), we split the matrices into stripes:

\[
AB = \begin{bmatrix}
a_{0,0} & a_{0,1} & a_{0,2} & a_{0,3} \\
a_{1,0} & a_{1,1} & a_{1,2} & a_{1,3} \\
\vdots & \vdots & \vdots & \vdots \\
a_{n-1,0} & a_{n-1,1} & a_{n-1,2} & a_{n-1,3}
\end{bmatrix} \begin{bmatrix}
b_{0,0} & b_{0,1} \\
b_{1,0} & b_{1,1} \\
b_{2,0} & b_{2,1} \\
b_{3,0} & b_{3,1}
\end{bmatrix}
\]

For each stripe of \( B \), we now compute a 256-entry look-up table \( T \) with each entry containing \( k = 2 \) field elements. Then, we go through the stripes of \( A \) and use \((a_{i,j}, a_{i,j+1})\) as index to the look-up table \( T \).

**Using M4R in cryptography.** As the method uses look-up tables, one has to be careful to not leak secret data through the addresses used for look-ups. It is, hence, essential to either only use this trick when the matrix used for indexing is public or make use of constant-time table look-ups. Luckily, the former is the case for all major matrix multiplications in MAYO and the latter can be used in AVX2.

### 3 System-solving using Gaussian elimination.

In this section, we describe how the system of linear equations is solved during signing in our MAYO implementations, which is independent of the proposed change in representation (independent of both bitsliced and nibble-based representations taking into account the considerations presented in the following paragraphs).

In the MAYO signing algorithm, the signer samples a uniformly random solution (if it exists) to a system of linear equations \( Ax = y \) for a rectangular matrix \( A \in \mathbb{F}_q^{m \times ko} \) and \( y \in \mathbb{F}_q^m \). Our implementations use constant-time Gaussian elimination to solve this problem. To randomize the solving procedure, we sample a random vector \( r \in \mathbb{F}_q^{ko} \) and set \( y' = y + Ar \). Then, we solve the system \( Ax' = y' \) for \( x' \) using Gaussian elimination on the augmented matrix \((A \ y')\), and output \( x = x' - r \). Note that \( x \) is a solution because \( Ax = Ax' - Ar = y + Ar - Ar \), and one can check that if \( r \) is chosen uniformly at random, then \( x \) is a uniformly random solution to \( Ax = y \). While it is possible to sample a random solution directly, this method was chosen in [BCC+23] because it is simple to implement in constant time.

This constant-time Gaussian elimination procedure consists of \( ko \) iterations: one for each column of \( A \). Initially, we start with \( R = 0 \) and maintain the invariant that the top \( R \) rows of \( A \) form a full-rank matrix in row echelon form with leading ones (i.e. the first non-zero entry of each row is equal to 1 and it is strictly left of the non-zero entries in the rows below it). At iteration \( i \):

- if there are no non-zero entries in column \( i \) in rows below \( R \), nothing is done,
- otherwise, we perform elementary row operations on the bottom \( m - R \) rows to force a 1 on position \((R+1, i)\) and zeros on all the entries below it. We set \( R := R + 1 \).

Care needs to be taken to avoid leaking the value \( R \) throughout the Gaussian elimination process, e.g., we cannot use \( R \) as an index to directly read and write from \( A \). We follow a methodology similar to that of [CKY21], adapted for non-square matrices. To create row
while this is costly, it is still a performance improvement over previous implementations.

We conditionally add \(-Ward Beullens, Fabio Campos, Sofía Celi, Basil Hess, and Matthias J. Kannwischer 259\)

\(v p a n d \) and \(v p s h u f d\) appears at locations 1-64, 65-128, 129-192, and 193-256 in one of the four vectors. Therefore, of the input. This gives us four 256-bit vectors, such that each 64-bit block of the input register are

\(A\) should be \(A\) to \((\text{the scalar} b \oplus 0, A_{0}, A_{1}, A_{2}, A_{3}\), respectively, then the first 64-bit block of the output should be \(A_{0} \oplus A_{1} \oplus A_{2}\), and the next 64-bit block should be \(A_{0} \oplus A_{1} \oplus A_{3}\), etc.

Our method for doing the scalar multiplication on 64 bitsliced field element first uses two \(v p s h u f d\) instructions and one \(v p r e m p d\) instruction, to shuffle around the 64-bit blocks of the input. This gives us four 256-bit vectors, such that each 64-bit block of the input appears at locations 1-64, 65-128, 129-192, and 193-256 in one of the four vectors. Therefore,

\(R + 1\), we move through \(r\) from 1 to \(m\), and, conditionally (but in constant time), add row \(r\) of \(A\) into a buffer row \(b_{r}\) if \(r > R\) and if the pivot in the buffer is zero. Then, we multiply the buffered row by \(b^{x-2}_{r}\) (which is equal to the inverse of \(b_{r}\) if \(b_{r} \neq 0\)). This procedure ensures that either \(b = 0\), if there was no pivot available in column \(i\); or, otherwise, \(b\) is a linear combination of rows below \(R\) with a 1 in location \(i\). Subsequently, we scan through the rows of \(A\) and conditionally write \(b\) to row \(r\) if \(r = R + 1\) and if \(b_{r}\) is nonzero. We conditionally add \(-a_{r}, b\) to row \(r\) of \(A\) if \(r > R + 1\). This constant-time version of Gaussian elimination is slower than the usual variable-time version, but both versions have an asymptotic complexity of \(O(m^{2}ko)\).

**Platform-specific considerations.** Our AVX2 implementation stores rows of the augmented matrix in the low nibbles of 256-bit vectors. This allows for efficient elementary row operations using \(v p s h u f b\) and \(v p a n d\) instructions because the \(v p a n d\) instruction does table lookups using the low nibbles as indices. On the Cortex-M4 platform, we keep the rows of the augmented matrix in bitsliced representation throughout the Gaussian elimination. We bitslice them in the beginning and un-bitslice at the end. [CKY21] states that bitslicing is undesirable as individual elements have to be accessed as pivots requiring to un-do the bitslicing. We work around this by extracting only the pivot elements from the bitsliced representation which we achieve in 14 instructions (excluding memory operations). While this is costly, it is still a performance improvement over previous implementations.

## 4 Bitsliced MAYO implementation

In this section, we present our implementation using the bitsliced representation for MAYO keys and PRNG output. This implementation is compatible with the MAYO round-1 specification as submitted to NIST PQC process. We present both our AVX2 and Arm Cortex-M4 implementations with this representation. Details on the AVX2 instruction set can be found in [int] and for the Cortex-M4 instruction set in [arm]. Both the bitsliced and the improved nibble-sliced implementation don’t perform any secret dependent branching and table lookups: we validate that property in the AVX2 implementations using Valgrind.

### 4.1 AVX2

**Bitsliced arithmetic in AVX2.** In our bitsliced AVX2 implementation, we fit 64 elements of \(F_{16}\) in an AVX2 register in a bit-interleaved fashion: the least significant bits of the 64 elements go to the first 64 bits of the AVX registers, the 2nd bits of the elements go to bits 65 to 128 in the AVX2 register, and so on. Adding two vectors of 64 field elements, then simply corresponds to XORing the corresponding AVX2 registers. Moreover, we can multiply the 64 field elements with a scalar \(b \in F_{16}\) by using 17 AVX2 instructions (8 \(v p a n d\), 4 \(v p c m p e q\) \(v p a x r\), 2 \(v p s h u f d\), 1 \(v p b r o a d c a s t b\), 1 \(v p r e m p d\), and 1 \(v p a n d\)), as shown in Figure 1.

Note that because of bitslicing, each 64-bit block of the output is an \(F_{2}\)-linear combination of the four 64-bit blocks in the input register, where the linear combination depends on the scalar \(b\). For example, if \(b = x + 1\), then multiplication by \(b\) maps \(a_{0} + a_{1}x + a_{2}x^{2} + a_{3}x^{3}\) to \((a_{0} + a_{3}) + (a_{0} + a_{1} + a_{3})x + (a_{1} + a_{2})x^{2} + (a_{2} + a_{3})x^{3}\), so, if the 64-bit blocks in the input register are \(A_{0}, A_{1}, A_{2}, A_{3}\), respectively, then the first 64-bit block of the output should be \(A_{0} \oplus A_{3}\), and the next 64-bit block should be \(A_{0} \oplus A_{1} \oplus A_{2}\), etc.

Our method for doing the scalar multiplication on 64 bitsliced field element first uses two \(v p s h u f d\) instructions and one \(v p r e m p d\) instruction, to shuffle around the 64-bit blocks of the input. This gives us four 256-bit vectors, such that each 64-bit block of the input appears at locations 1-64, 65-128, 129-192, and 193-256 in one of the four vectors. Therefore,
static inline void bitsliced_64_vec_mul(const __m256i *in, unsigned char b, __m256i *out) {
    // prepare constants
    const __m256i lut_b = _mm256_setr_epi8(0x00, 0x13, 0x26, 0x35, 0x4c, 0x5f, 0x6a, 0x79, 0x98, 0x8b, 0xbe, 0xad, 0xd4, 0xc7, 0xf2, 0xe1, 0x00, 0x13, 0x26, 0x35, 0x4c, 0x5f, 0x6a, 0x79, 0x98, 0x8b, 0xbe, 0xad, 0xd4, 0xc7, 0xf2, 0xe1);
    const __m256i mask1 = _mm256_set_epi64x(16, 16, 16, 1);
    const __m256i mask2 = _mm256_set_epi64x(32, 8, 32, 128);
    const __m256i mask3 = _mm256_set_epi64x(64, 64, 4, 64);
    const __m256i mask4 = _mm256_set_epi64x(128, 32, 8, 32);
    // permute quadwords
    __m256i in_1234 = *in;
    __m256i in_3412 = _mm256_permute4x64_epi64(in_1234, 0b01001110);
    __m256i in_2143 = _mm256_shuffle_epi32(in_1234, 0b01001110);
    __m256i in_4321 = _mm256_shuffle_epi32(in_3412, 0b01001110);
    // mask and combine
    __m256i lookup = _mm256_shuffle_epi8(lut_b, _mm256_set1_epi8(b));
    *out = in_1234 & _mm256_cmpeq_epi64(lookup & mask1, mask1);
    *out ^= in_2143 & _mm256_cmpeq_epi64(lookup & mask2, mask2);
    *out ^= in_3412 & _mm256_cmpeq_epi64(lookup & mask3, mask3);
    *out ^= in_4321 & _mm256_cmpeq_epi64(lookup & mask4, mask4);
}

Figure 1: C code with Intel intrinsics for multiplying 64 bitsliced field elements by the element $b \in F_{16}$.

the result of the scalar multiplication can be formed by masking out 64-bit blocks of these 4 vectors and XORing the results together (4 vpand and 4 vpxor instructions). The masks are created from $b$ using one vpbroadcastb, one vpshufb, 4 vpands, 4 vpcmpeqq instructions, and five pre-loaded 256-bit vectors.

For the MAYO_1 and MAYO_2 parameter sets, we require scalar multiplication of vectors of length 64, which perfectly fits into one AVX2 register as described above. The MAYO_3 and MAYO_5 parameter sets require scalar multiplication of vectors of length 96 and 128, respectively. We use an analogous strategy: for MAYO_3 we use three 128-bit SSE2 vectors to store the vector, and for MAYO_5 we use two 256-bit AVX2 vectors.

Matrix multiplications. The matrix multiplications that need to be performed inside KeyGen, Sign, and Verify comes in batches of size $m \in \{64, 96, 128\}$. For example, during key generation, the $m$ matrices $P_1^{(1)}, \ldots, P_m^{(1)}$ are all multiplied by $O$ from the right (see line 7 of Algorithm 1). We represent and sample a batch of $m$ matrices $M_1^{(1)}, \ldots, M_m^{(m)} \in F_q^{n \times m}$ in a doubly interleaved format, such that for each location $(i, j)$, all $m$ field elements $M_i^{(1)}, \ldots, M_i^{(m)}$ sit contiguously in memory using the bitsliced representation previously described. Multiplying a batch of $m$ matrices by a single matrix can then be done in parallel using vector additions and vector scalar multiplications.

4.2 Arm Cortex-M4
Matrix multiplications. We borrow the bitsliced arithmetic from [CKY21], which is straightforwardly extended to all matrix multiplications required in MAYO. Due to the bitsliced representation of the public key and the sampled matrices, no additional bitslicing operation is required: this dramatically improves performance.
In this section, we describe the proposed change of the representation of MAYO’s keys and PRNG output to a nibble-sliced representation. This implementation of this method is not compatible with round-1 MAYO as submitted to the NIST PQC process\(^3\). We also

\(^3\)The authors of [BCH+23] have agreed to incorporate these changes in the round-2 submission of their specification.

### 5 Improving the MAYO implementation

In this section, we describe the proposed change of the representation of MAYO’s keys and PRNG output to a nibble-sliced representation. This implementation of this method is not compatible with round-1 MAYO as submitted to the NIST PQC process\(^3\). We also
examine how we use M4R, and propose the changes to both the AVX2 and Arm Cortex-M4 implementations.

**Proposed specification change.** Our proposed change concerns the representation and sampling of the matrices $P_{1i}$, $P_{2i}$, $P_{3i}$, and $L_i$. In the round-1 submission, MAYO uses a bitsliced representation for the batch of matrices $A_0, \ldots, A_{m-1}$. The representation encodes elements of the vectors $(A_0[i,j], \ldots, A_{m-1}[i,j])$ in a bitsliced fashion meaning the least significant bits occupy the first $m$ bits. The bitsliced vectors are then stored in a column-major form. We propose to discard the bitslicing and, instead, store two field elements packed into one byte with the first element in the least significant four bits. The order of the element batches remains the same. This corresponds to the common column-major Macaulay matrix representation in lexicographic order. Note that this change modifies both the sampling process and the public key format. It also modifies the format of the expanded secret key.

### 5.1 AVX2

**M4R in MAYO on AVX2.** We implement M4R on AVX2 to perform the various matrix multiplications performed inside MAYO. We take advantage of `vpshufb` instructions instead of traditional table lookups to speed up our implementation. A single `vpshufb` instruction corresponds to 32 lookups in a table with 16 bytes. Since the size of the table is limited, we are forced to use M4R with $t = 1$, i.e., we use single 4-bit field elements as indices for the table and the result of the lookup is a single byte that corresponds to the result of two multiplications. Doing 32 of these lookups in parallel means we can do 64 field multiplications per `vpshufb` instruction. Our strategy is similar to the shuffle-based implementation of [BCH$^+$23], with the difference that we lookup two multiplications instead of just one, which doubles the number of multiplications per `vpshufb` instruction.

The `vpshufb` instruction expects the 32 indices in the low nibbles of an AVX2 register, so, to multiply a vector of nibble-packed elements, we perform a lookup with the odd elements by masking out the high nibbles, and a lookup with the even elements after masking out the low nibbles and shifting down by four bits. The lookups result in a register that holds the products involving the odd nibbles, and another holding the products with even nibbles. Rather than interleaving them immediately, it is more efficient to accumulate the odd products and the even products separately and interleave the accumulated results only once at the end.

For setting up the multiplication tables, we use the fast method described in [BCH$^+$23]. Since we do two multiplications per lookup, we use their method twice, and interleave the tables. In Verify we use a faster, variable-time method that avoids on-the-fly computation and uses index-dependent table lookups of precomputed tables instead.

The Intel Skylake architecture processes one `vpshufb` per cycle and the Ice Lake architecture two `vpshufb` instructions per cycle, both with one cycle latency. The products are accumulated using `vpxor` which has a throughput of three instructions per cycle. On Skylake, assuming everything can be pipelined perfectly, we expect to be bottlenecked only by the `vpshufb` instructions and an upper limit of 64 multiply-and-accumulate operations per cycle. On Ice Lake, three ports can handle `vpxor` and `vpshufb` instructions. Every 64 multiplications generate two micro-operations (one `vpxor` and one `vpshufb`), and we can handle three of these micro-operations per cycle, so we expect an upper limit of $64 \cdot 3/2 = 96$ multiply-and-accumulate operations per cycle. Our experimental results are close to these theoretical upper limits.

**Vectorization for the parameter sets.** MAYO allows very natural vectorization since most arithmetic in $F_{16}$ occurs $m$ times independently. In MAYO$_1$ and MAYO$_2$ with $m = 64$,
We compute \( (Ward Beullens, Fabio Campos, Sofía Celi, Basil Hess, and Matthias J. Kannwischer 263 \)
which we consider acceptable. Using \( t \) duplicates these multiplications: \( 32 \) hundred KB of look-up tables.

It appears natural to use linear combinations of the stripes of \( O \) square matrix. However, we do both operations at the same time to avoid recomputing the multiplications in \( P \).

Since \( P \) and \( M4R \) for MAYO on Cortex-M4.

We consider the use for of \( M4R \) the three largest matrix multiplications with AVX2. We consider groups of matrix multiplications are not a multiple of \( 64 \).

\( m = 128 \) MAYO, they occupy two AVX2 vectors. In the case of \( MAYO_3 \), we overlap two vectors, which duplicates \( 32 \) operations and allows to easily extend the method to values of \( m \) that are not a multiple of \( 64 \).

**MAYO matrix multiplications with AVX2.** We consider groups of matrix multiplications as they occur in KeyGen, Sign, and Verify.

- **KeyGen:** Computing \( -O^T(P^{(1)}_iO - P^{(2)}_i) \) consists of two matrix multiplications: \( P^{(1)}_iO \) with upper triangular \( P^{(1)}_i \) followed by \( O^T \) multiplied by the resulting product. Only the multiplication tables of \( O \) are needed for the multiplications. The code for \( P^{(1)}_iO \) is shown in Figure 3. The computation consists of applying shuffle and xor operations \( v_2^n \) times in interleaved form, and de-interleaving the results at the end of each linear combination. For this, we use in total \( v_2^n \) \( vpsru \) and \( vpxor \) instructions for multiply-and-accumulate, for de-interleaving \( 5vo vpxor, vo vpsru/vpsrlw/vpsllw \) instructions, and \( v^2 vpsrlw \) and \( 2v^2 vpsru \) instructions for extracting the nibbles of \( P^{(1)}_i \).

- **Sign:** The three matrix multiplications for \( V \cdot P^{(1)}_i \cdot V^T \) and \( V \cdot L_i \) can be grouped using only the multiplication tables for the upper triangular \( V \in \mathbb{F}_q^{n \times 2} \).

- **Verify:** The five matrix multiplications involved in \( S \left( \begin{array}{cc} P^{(1)}_i & P^{(2)}_i \\ 0 & P^{(3)}_i \end{array} \right) S^T \) are computed using only the multiplication tables of triangular \( S \in \mathbb{F}_q^{n \times k} \). The two matrix multiplications in \( S^{(1)}P^{(1)}_i + S^{(2)}P^{(2)}_i \) are combined in a single function which allows to do the de-interleaving only once.

### 5.2 Arm Cortex-M4

**M4R for MAYO on Cortex-M4.** We consider the use for of M4R the three largest matrix multiplications in MAYO: \( P^{(1)}_i + P^{(2)}_i \) \( O \) and \( P^{(1)}_i \) \( V^T \) in Sign, and \( P^{(1)}_iO \) in KeyGen. Since \( P^{(1)}_i \) are public matrices, we can use M4R without any timing side-channel concerns. We compute \( (P^{(1)}_i + P^{(2)}_i)O \) as \( P^{(1)}_iO + P^{(2)}_iO \) in order to not have to expand to a full square matrix. However, we do both operations at the same time to avoid recomputing the linear combinations of the stripes of \( O \). Since two \( F_{16} \) elements are packed into one byte, it appears natural to use \( t = 2 \). This results in look-up tables of \( 256 \cdot k \) bytes (15 to 32 KB), which we consider acceptable. Using \( t = 3 \) seems infeasible as it would require multiple hundred KB of look-up tables.

We have to overcome three obstacles to apply M4R (as presented in subsection 2.2) to these multiplications:

1. \( P^{(1)}_i \) is an upper-triangular matrix, which means we require M4R algorithm for both upper \( (P^{(1)}_i)^T \) and lower \( (P^{(1)}_i)^T \) triangular matrices. In the tail (head) of each stripe of the upper (lower) triangular matrix, one has to pad with a zero accordingly. We do this on-the-fly.

2. \( P^{(1)}_i \) is stored as a column-major Macaulay matrix, which means that the elements of the rows of each stripe of the matrix are not stored consecutively. We considered changing the order of the elements (in the specification). There are, however, three reasons against doing so: (1) There appears to be no representation that works well for reading from \( P^{(1)}_i \) and \( P^{(1)}_iT \) at the same time; (2) A different representation
Algorithm 7 Matrix multiplication using M4R and illustrated for the $\mathbf{P}_i^{(1)} \mathbf{O}$ batched matrix multiplication. $A[r,c]$ refers to the element in row $r$ in column $c$. Note the different representations of inputs and outputs. $\mathbf{P}_i^{(1)}$ is in column-major Macaulay form, i.e., using (row, column, batch) indexing with two elements stored in one byte. $\mathbf{PO}_i$ is using (row, batch, column) indexing with 8 elements stored in one `uint32_t`. If $o$ is not divisible by 8, we pad with zeros accordingly.

**Input $\mathbf{P}_i^{(1)}$:** $m$ upper triangular matrices of dimension $v \times v$

**Input/Output $\mathbf{PO}_i$:** $m$ upper triangular matrices of dimension $v \times o$

1. $o_{n32} \leftarrow \left\lceil \frac{v}{8} \right\rceil$
2. `uint32_t` `table[o_{n32} \cdot 256]`
3. `uint32_t` `rows[o_{n32} \cdot 8]`
4. for `col` $\leftarrow$ 0 to $v$ by 2 do
5:   `table` $\leftarrow$ 0
6:   `rows` $\leftarrow$ 0
7:   for `i` $\leftarrow$ 0 to $o$ do  // Pack first and second row of stripe
8:       `rows[i/8]` $=$ `rows[i/8]` $\oplus$ (`$\mathbf{O}[\text{col}, i]$` $\ll$ $(4 \cdot (i \% 8))$)
9:       `rows[o_{n32} \cdot 4 + (i/8)]` $=$ `rows[o_{n32} \cdot 4 + (i/8)]` $\oplus$ (`$\mathbf{O}[\text{col} + 1, i]$` $\ll$ $(4 \cdot (i \% 8))$)
10:  for `i` $\leftarrow$ 0 to $o_{n32}$ do  // Multiply each element of rows by $x, x^2, x^3$
11:     `rows[o_{n32} + i]` $=$ `rows[i] \cdot x$
12:     `rows[2 \cdot o_{n32} + i]` $=$ `rows[o_{n32} + i] \cdot x$
13:     `rows[3 \cdot o_{n32} + i]` $=$ `rows[2 \cdot o_{n32} + i] \cdot x$
14:     `rows[4 \cdot o_{n32} + i]` $=$ `rows[3 \cdot o_{n32} + i] \cdot x$
15:     `rows[5 \cdot o_{n32} + i]` $=$ `rows[4 \cdot o_{n32} + i] \cdot x$
16:     `rows[6 \cdot o_{n32} + i]` $=$ `rows[5 \cdot o_{n32} + i] \cdot x$
17:     `rows[7 \cdot o_{n32} + i]` $=$ `rows[6 \cdot o_{n32} + i] \cdot x$
18:   for `t` $\leftarrow$ 0 to 7 do  // Compute all linear combinations of rows
19:     for `i` $\leftarrow$ 0 to $(1 \ll t)$ do
20:         for `j` $\leftarrow$ 0 to $o_{n32}$ do
21:             `table[(i + (1 \ll t)) \cdot o_{n32} + j]` $=$ `table[i \cdot o_{n32} + j]` $\oplus$ `rows[t \cdot o_{n32} + j]`
22:       `for` `row` $\leftarrow$ 0 to `col` do  // Process pairs of element
23:         for `k` $\leftarrow$ 0 to `m` do
24:             `byte` $=$ $\mathbf{P}_k^{(1)}[\text{row}, \text{col}] + \mathbf{P}_k^{(1)}[\text{row}, \text{col} + 1] \ll 4$
25:           `for` `j` $\leftarrow$ 0 to $o_{n32}$ do
26:               `PO_k[\text{row}, j]` $=$ `PO_k[\text{row}, j]` $\oplus$ `table[o_{n32} \cdot byte + j]`
27:         `for` `k` $\leftarrow$ 0 to `m` by 2 do  // Tail of stripe: pad with zeros
28:             `byte` $=$ $\mathbf{P}_k^{(1)}[\text{col} + 1, \text{col} + 1] \ll 4$
29:           `for` `j` $\leftarrow$ 0 to $o_{n32}$ do
30:               `PO_k[\text{col} + 1, j]` $=$ `PO_k[\text{col} + 1, j]` $\oplus$ `table[o_{n32} \cdot byte + j]`
static inline
void mayo_12_P1_times_O_avx2(const __m256i *P1, __m256i *O_multabs, __m256i *acc) {
    const __m256i low_nibble_mask = _mm256_set1_epi8(0x0f);
    for (size_t r = 0; r < V_PARAM; r++) {
        // do multiplications for one row and accumulate results in temporary format
        __m256i temp[O_PARAM] = {0};
        for (size_t c = r; c < V_PARAM; c++) {
            __m256i in_odd = _mm256_loadu_si256(P1);
            __m256i in_even = _mm256_srli_epi16(in_odd, 4) & low_nibble_mask;
            in_odd &= low_nibble_mask;
            for (size_t k = 0; k < O_PARAM; k+=2) {
                temp[k] ^= _mm256_shuffle_epi8(O_multabs[O_PARAM/2*c + k/2], in_odd);
                temp[k + 1] ^= _mm256_shuffle_epi8(O_multabs[O_PARAM/2*c + k/2], in_even);
            }
            // convert to normal format and add to accumulator
            for (size_t k = 0; k < O_PARAM; k+=2) {
                __m256i t = (temp[k + 1] ^ _mm256_shlle_epi16(temp[k], 4)) & low_nibble_mask;
                acc[(r*O_PARAM) + k] ^= temp[k] ^ _mm256_slli_epi16(t, 4);
                acc[(r*O_PARAM) + k + 1] ^= temp[k + 1] ^ t;
            }
        }
    }
}

Figure 3: C code with compiler intrinsics for computing \( P_{(1)}^iO \) in KeyGen for MAYO1 and MAYO2.

would drastically slow down implementations using different multiplication methods (such as our AVX2 implementations); (3) Changing it to a stripe-wise representation would likely force many platforms to use M4R with the parameterization chosen in this paper, which we deem undesirable. We, hence, decided to stick with the more standard column-major Macaulay matrix and perform the address computations and assembly of the row of the stripe on-the-fly.

3. The table look-ups result in rows that have to be accumulated to the resulting matrix: those elements are not stored consecutively in the canonical representation. Converting the representation on-the-fly results in very poor performance. We instead store the results as they are stored in the look-up table and merge the transformation of the representation into the addition following each of the multiplications. This results in competitive performance.

The process for \( P_{(1)}^iO \) for \( t = 2 \) is outlined in Algorithm 7 and works analogously for other matrix multiplications.

Further matrix multiplications. There are three matrix multiplications (\( O^T \cdot o \) in KeyGen, \( V \cdot L_i \) and \( V \cdot P_{(1)}^iV \)) for which we cannot use M4R due to timing side-channel concerns. In these cases, we make use of the bitsliced arithmetic and bitslice the inputs on-the-fly. This does come with some performance penalty (1.7 vs. 0.8 arithmetic instructions/field multiplication). However, the affected matrix multiplication generally involve matrices of relatively small dimension and, hence, this slow-down is outweighed by the performance gains of using M4R.
Verification. One could consider implementing verification using M4R as presented above. However, the trick presented in [CKY21] vastly outperforms the former idea. Hence, our verification stays almost the same as for the bitsliced variant. The only part that requires changes are the final multiplications and we can choose between the methods presented before (Figure 2). For the nibble-sliced representation, a multiplication by $x$ requires 10 instructions (operating on 8 packed field elements), and, hence, Method 2 from Figure 2 performs better than Method 3. Note that from counting arithmetic instructions, it seems that the bitsliced variant performs much better than the nibble-sliced variant which suggests our proposed representation change would result in a significant slow-down compared to the bitsliced representation. This is, however, not the case: both variants (bitsliced representation using Method 3, nibble-sliced representation using Method 2) use around the same number of cycles for verification. This happens due to register pressure: when working on bitsliced field elements, one always has to work with 32 elements packed in 4 registers, while in the nibble-sliced variant, we can simply work on 8 elements in parallel. This allows for Method 2 to not require any spills to memory at all, which results in code competitive with the previous implementation.

6 Results

6.1 AVX2 Performance

We benchmarked the AVX2-optimized bitsliced and nibble-sliced (M4R) implementation on two Intel architectures: Skylake (Intel Xeon X3-1245 v5) and the more modern Ice Lake (Intel Xeon Gold 6338). The C code, using AVX2 compiler intrinsics, was compiled using clang-14 on Ubuntu 22.04.3 LTS. Turbo Boost was deactivated to achieve consistent timings. Our AES-CTR implementation is derived from libOQS [SM16] and achieves 0.63 cpb (Skylake), which comes close to the theoretical encryption-only limit of 0.625 cpb. On Ice Lake, the same implementation benefits from the double AES-NI throughput and achieves 0.32 cpb. Since SHAKE256 performance has only a marginal impact in MAYO, we use a plain non-optimized C implementation derived from PQClean [KSSW22].

Matrix multiplication. The results of the matrix multiplications that dominate the MAYO runtime are summarized in Table 3. The multiplication performance for the nibble-sliced implementation ranges between 45.6 - 56.5 mul/cycle (Skylake) and 65.0 - 78.8 mul/cycle (Ice Lake). The improvement on Ice Lake is due to the increased vpshufd throughput of 0.5 cpi compared to 1 cpi on Skylake. The multiplication throughput of MAYO is about one fourth less than these numbers. Setting up the multiplication tables takes 5.2 cycles and 7.8 cycles per nibble on Ice Lake and Skylake, respectively. Setting up the multiplication tables in variable-time as used in verification takes only 1.1 cycles and 1.3 cycles per nibble on Ice Lake and Skylake, respectively. Our implementation reuses the multiplication tables for several matrix multiplications. Compared to the bitsliced implementation, the nibble-sliced matrix multiplications (including calculating multiplication tables) achieve a speedup of a factor between $3.6 \times$ and $5.9 \times$.

Overall performance. The overall results are shown in Table 1. The nibble-sliced implementation using M4R leads to speedups between $2.0 \times$ and $3.6 \times$ compared to the bitsliced implementation. As AES-NI and vpshufd instructions are instrumental for the nibble-sliced performance, their increased throughput on Ice Lake leads to further speedups compared to the older Skylake architecture of up to 75% (KeyGen), 40% (Sign) and 79% (Verify). The fastest variant MAYO on a single Ice Lake core at 2.0 GHz computes 45 924 KeyGen/sec, 9 162 signatures/sec and 37 272 verifications/sec. When reusing the expanded keys, signing
Table 1: Performance of MAYO in CPU cycles on Intel Xeon E3-1245 v5 (Skylake) and Xeon Gold 6338 (Ice Lake) using the bitsliced representation (round 1 specification) and the modified nibble representation.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>KeyGen</th>
<th>ExpandSK</th>
<th>ExpandPK</th>
<th>ExpandSK + Sign</th>
<th>ExpandPK + Sign</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO₁</td>
<td>159 186</td>
<td>212 208</td>
<td>44 058</td>
<td>589 202</td>
<td>213 716</td>
</tr>
<tr>
<td>MAYO₂</td>
<td>424 894</td>
<td>437 778</td>
<td>59 288</td>
<td>690 878</td>
<td>135 820</td>
</tr>
<tr>
<td>MAYO₃</td>
<td>835 694</td>
<td>1 380 698</td>
<td>147 912</td>
<td>2 816 584</td>
<td>908 390</td>
</tr>
<tr>
<td>MAYO₅</td>
<td>1 806 558</td>
<td>3 204 710</td>
<td>355 200</td>
<td>5 755 844</td>
<td>1 483 332</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Scheme</th>
<th>KeyGen</th>
<th>ExpandSK</th>
<th>ExpandPK</th>
<th>ExpandSK + Sign</th>
<th>ExpandPK + Sign</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO₁</td>
<td>110 338</td>
<td>162 064</td>
<td>22 380</td>
<td>459 614</td>
<td>148 250</td>
</tr>
<tr>
<td>MAYO₂</td>
<td>310 166</td>
<td>342 212</td>
<td>30 256</td>
<td>540 018</td>
<td>94 876</td>
</tr>
<tr>
<td>MAYO₃</td>
<td>511 526</td>
<td>629 052</td>
<td>74 988</td>
<td>1 676 162</td>
<td>612 806</td>
</tr>
<tr>
<td>MAYO₅</td>
<td>1 209 482</td>
<td>1 995 956</td>
<td>180 692</td>
<td>3 978 970</td>
<td>1 158 326</td>
</tr>
</tbody>
</table>

and verification can even perform 12 151 signatures/sec and 64 045 verifications/sec. All reported results are the median of 10 000 iterations.

**Comparison with other schemes.** A comparison of our MAYO implementation with other schemes, benchmarked on the same system, is shown in Table 2. The first candidate for comparison is OV [BCH⁺23]. When using compact keys, MAYO greatly outperforms OV by factors of 27× to 95× for KeyGen, factors of 6.5× to 15.1× for Sign, and factors of 3.1× to 4.3× for Verify. In cases that allow to store or re-use expanded keys, OV signing is 1.6× to 2.1× faster than MAYO. However, MAYO’s Verify is 1.5× to 3.4× faster than OV at the same security level, and MAYO’s expanded keys are much more compact than those of OV (e.g., 70 KB for MAYO and 278 KB for OV at SL I). Our MAYO implementation is competitive with the fastest lattice-based signature schemes. It outperforms Dilithium’s KeyGen and Verify at security level 1, Sign is on par when using compact keys, and outperforms Dilithium when using pre-expanded keys. At security levels 3 and 5, Dilithium has a performance advantage especially in KeyGen and Sign. Overall, our MAYO implementation has balanced performance characteristics without big trade-offs between KeyGen, Sign, and Verify. Compared to OV, it has only moderate performance trade-offs when using compact keys.

### 6.2 Cortex-M4 Performance

This section presents the performance of our two implementations on an Arm Cortex-M4 microcontroller and compares the results to implementations of other post-quantum signature schemes. We target the ST NUCLEO-L4R5ZI development board with 640 KiB of RAM and 2 MiB of flash memory. We use the pqm4 [KPR⁺] library for benchmarking.
Table 2: MAYO performance in CPU cycles using AVX2 optimizations in comparison with other post-quantum signature schemes running on Intel Ice Lake (Xeon Gold 6330). Dilithium, Falcon and SPHINCS+ benchmarks use libOQS v0.9.0-rc1 with AVX2 optimized code.

<table>
<thead>
<tr>
<th>Type</th>
<th>Sec. Lvl.</th>
<th>Key Gen.</th>
<th>Sign</th>
<th>Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO</td>
<td>1</td>
<td>44k/44k</td>
<td>218k/165k</td>
<td>54k/31k</td>
</tr>
<tr>
<td>MAYO</td>
<td>1</td>
<td>86k/86k</td>
<td>240k/142k</td>
<td>47k/17k</td>
</tr>
<tr>
<td>MAYO</td>
<td>3</td>
<td>169k/169k</td>
<td>719k/481k</td>
<td>206k/131k</td>
</tr>
<tr>
<td>MAYO</td>
<td>5</td>
<td>370k/370k</td>
<td>1 244k/726k</td>
<td>401k/221k</td>
</tr>
<tr>
<td>Oil and Vinegar</td>
<td>1</td>
<td>2 316k/2 341k</td>
<td>1 548k/79k</td>
<td>168k/58k</td>
</tr>
<tr>
<td>Oil and Vinegar</td>
<td>1</td>
<td>3 715k/3 734k</td>
<td>2 063k/83k</td>
<td>203k/46k</td>
</tr>
<tr>
<td>Oil and Vinegar</td>
<td>3</td>
<td>13 168k/12 832k</td>
<td>8 293k/243k</td>
<td>679k/197k</td>
</tr>
<tr>
<td>Oil and Vinegar</td>
<td>5</td>
<td>34 989k/35 792k</td>
<td>18 802k/462k</td>
<td>1 514k/364k</td>
</tr>
<tr>
<td>Dilithium</td>
<td>2</td>
<td>81k</td>
<td>219k</td>
<td>79k</td>
</tr>
<tr>
<td>Dilithium</td>
<td>3</td>
<td>137k</td>
<td>355k</td>
<td>129k</td>
</tr>
<tr>
<td>Dilithium</td>
<td>5</td>
<td>212k</td>
<td>420k</td>
<td>204k</td>
</tr>
<tr>
<td>Falcon</td>
<td>512</td>
<td>20 672k</td>
<td>705k</td>
<td>135k</td>
</tr>
<tr>
<td>Falcon</td>
<td>1024</td>
<td>59 019k</td>
<td>1 427k</td>
<td>262k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>1</td>
<td>618k</td>
<td>14 716k</td>
<td>1 269k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>1</td>
<td>39 554k</td>
<td>298 746k</td>
<td>517k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>3</td>
<td>924k</td>
<td>25 329k</td>
<td>2 129k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>3</td>
<td>58 492k</td>
<td>563 717k</td>
<td>983k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>5</td>
<td>2 412k</td>
<td>50 912k</td>
<td>2 240k</td>
</tr>
<tr>
<td>SPHINCS+</td>
<td>5</td>
<td>38 076k</td>
<td>507 125k</td>
<td>1 295k</td>
</tr>
</tbody>
</table>

For AES, we use the t-table implementation by Stoffelen and Schwabe [SS16] (as it is only used for expanding the public matrix). For SHAKE, we use the Armv7-M implementation in the XKCP [DHP*+] by the Keccak team. Both implementations are also included in pqm4. We compile our code using the Arm GNU toolchain4 Version 12.38e11.

Our implementation requires to store the expanded secret key on the stack. For MAYO5, this alone occupies 563 KB of memory leaving not enough space for other variables needed. Therefore, we focus on MAYO1, MAYO2, and MAYO3 here as those fit the 640 KiB easily. Studying memory-optimized implementations of MAYO is promising future work, e.g., one could generate the coefficients of $P_i^{(1)}$ and $P_i^{(2)}$ on the fly to avoid the memory cost of storing them.

**Matrix multiplications.** We first present results for the three matrix multiplications that are dominating the run-time of MAYO. Table 4 compares the performance of the 3

---

Table 3: AVX2 performance in CPU cycles of core arithmetic involving the public key that can benefit from the method of the four Russians (M4R). Multiplication tables are reused among the group of matrix multiplications.

<table>
<thead>
<tr>
<th></th>
<th>KeyGen</th>
<th>Sign</th>
<th>Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$-\mathbf{O}^T(\mathbf{P}_i^{(1)} \mathbf{O} - \mathbf{P}_i^{(2)})$</td>
<td>$\mathbf{V} \cdot \mathbf{P}_i^{(1)} \cdot \mathbf{V}^T$</td>
<td>$\mathbf{S}(\mathbf{P}_i^{(1)} \mathbf{P}_i^{(2)})$ $\mathbf{S}^T$</td>
</tr>
<tr>
<td>Skylake</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;1&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>107 107 (4.76 ×)</td>
<td>162 638</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>22 494 (4.96 ×)</td>
<td>32 800</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;2&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>352 497 (4.70 ×)</td>
<td>84 338</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>75 072 (3.74 ×)</td>
<td>22 524</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;3&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>684 302 (5.11 ×)</td>
<td>957 721</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>133 855 (5.09 ×)</td>
<td>188 289</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;5&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>1 412 844 (5.07 ×)</td>
<td>1 657 854</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>278 519 (4.98 ×)</td>
<td>333 199</td>
</tr>
<tr>
<td>Ice Lake</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;1&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>83 336 (4.83 ×)</td>
<td>122 832</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>17 237 (4.86 ×)</td>
<td>25 265</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;2&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>268 767 (5.61 ×)</td>
<td>65 373</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>47 943 (5.33 ×)</td>
<td>12 265</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;3&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>426 969 (4.96 ×)</td>
<td>615 090</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>86 050 (5.15 ×)</td>
<td>119 493</td>
</tr>
<tr>
<td>MAYO&lt;sub&gt;5&lt;/sub&gt;</td>
<td>bitsliced</td>
<td>1 022 887 (5.77 ×)</td>
<td>1 200 700</td>
</tr>
<tr>
<td></td>
<td>M4R</td>
<td>177 396 (5.85 ×)</td>
<td>205 161</td>
</tr>
</tbody>
</table>
Table 4: Cortex-M4 Performance of core arithmetic involving the public key that can benefit from the method of the four Russians (M4R).

<table>
<thead>
<tr>
<th>MAYO</th>
<th>bitsliced</th>
<th>(P_i^{(1)} + P_i^{(1)^T})O</th>
<th>Sign</th>
<th>M4R</th>
<th>1.244 009 (1.74 ×)</th>
<th>1.119 136 (1.18 ×)</th>
<th>714.332 (1.65 ×)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO</td>
<td>bitsliced</td>
<td>P_i^{(1)^T}</td>
<td>Sign</td>
<td>M4R</td>
<td>5.199 607 (1.79 ×)</td>
<td>629.400</td>
<td>2 830.681</td>
</tr>
<tr>
<td>MAYO</td>
<td>bitsliced</td>
<td>P_i^{(1)}O</td>
<td>Sign</td>
<td>M4R</td>
<td>5.676 258 (1.45 ×)</td>
<td>5 635 495 (1.63 ×)</td>
<td>5 126 000</td>
</tr>
<tr>
<td></td>
<td>bitsliced</td>
<td>9 535 835</td>
<td>5 199 607</td>
<td>714 332 (1.65 ×)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5: Performance of MAYO on the Arm Cortex-M4 using the bitsliced representation (round 1 specification) and the modified nibble representation. Cycles presented are the average of 1000 executions.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>KeyGen</th>
<th>ExpandSK</th>
<th>ExpandPK</th>
<th>ExpandSK + Sign</th>
<th>ExpandPK + Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO_1</td>
<td>5 245 602</td>
<td>5 293 828</td>
<td>3 098 810</td>
<td>9 181 163</td>
<td>4 887 097</td>
</tr>
<tr>
<td>MAYO_2</td>
<td>11 925 123</td>
<td>9 418 744</td>
<td>4 149 233</td>
<td>12 042 353</td>
<td>5 103 785</td>
</tr>
<tr>
<td>MAYO_3</td>
<td>18 306 278</td>
<td>20 052 487</td>
<td>10 458 654</td>
<td>32 008 516</td>
<td>15 587 746</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Scheme</th>
<th>KeyGen</th>
<th>ExpandSK</th>
<th>ExpandPK</th>
<th>ExpandSK + Sign</th>
<th>ExpandPK + Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO_1</td>
<td>4 410 207</td>
<td>4 381 417</td>
<td>3 098 817</td>
<td>8 269 909</td>
<td>4 807 561</td>
</tr>
<tr>
<td>MAYO_2</td>
<td>8 846 960</td>
<td>7 154 898</td>
<td>4 149 239</td>
<td>9 915 805</td>
<td>5 101 410</td>
</tr>
<tr>
<td>MAYO_3</td>
<td>15 971 829</td>
<td>17 196 207</td>
<td>10 471 338</td>
<td>27 400 909</td>
<td>15 573 359</td>
</tr>
</tbody>
</table>

operations for each of the MAYO parameter sets. We see that the bitsliced implementation is significantly outperformed by M4R implementations except for one case, but in that case the gains for the first matrix multiplication outweigh the performance loss for the second.

**MAYO performance.** Table 5 contains the results for all algorithms MAYO signature scheme on the Cortex-M4. The change of representation and use of M4R result in speed-ups for KeyGen, ExpandSK, and Sign. For verification, the performance is almost the same for both representations as described in section 5.2.

**Comparison to other PQC signatures.** Table 6 compares the performance of our MAYO implementation on the Arm Cortex-M4 with the MAYO implementation from [GMSS23], an FPGA implementation from [HSMR23], and implementations of other PQC schemes. Compared to the existing MAYO implementation from [GMSS23] (with very similar, but not identical parameters), our implementation outperforms signing by 12.9 × and verification by 4.3 ×. There is an important difference between the two implementations: [GMSS23] does not correctly implement the linear equation solving. They instead use the approach

We report the numbers obtained on the Arm Cortex-M4 as reported in [GMSS23]. These cycle counts are higher than those reported in the paper for the Cortex-M7.
Table 6: MAYO performance on Cortex-M4 in comparison to other post-quantum signature schemes optimized for different platforms. MAYO pre variants refer to pre-expanded public and secret keys in a similar fashion as classic OV. The implementation from \cite{GMSS23} uses slightly different parameters \((n = 66, m = 64, o = 7, k = 10)\) than MAYO1— we call it MAYO1 (*) in the table. The results presented from \cite{HSMR23} are based on an FPGA implementation on a Xilinx Kintex-7 KC705 board clocked at 100 MHz.

<table>
<thead>
<tr>
<th>Type</th>
<th>Sec. Level</th>
<th>Plat.</th>
<th>Key Gen.</th>
<th>Sign</th>
<th>Open</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAYO \cite{BCC+23}</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAYO1</td>
<td>1</td>
<td>M4</td>
<td>4 410k</td>
<td>8 270k</td>
<td>4 808k</td>
</tr>
<tr>
<td>MAYO1-pre</td>
<td>1</td>
<td>M4</td>
<td>4 410k</td>
<td>3 888k</td>
<td>1 709k</td>
</tr>
<tr>
<td>MAYO2</td>
<td>1</td>
<td>M4</td>
<td>8 847k</td>
<td>9 916k</td>
<td>5 102k</td>
</tr>
<tr>
<td>MAYO2-pre</td>
<td>1</td>
<td>M4</td>
<td>8 847k</td>
<td>2 761k</td>
<td>952k</td>
</tr>
<tr>
<td>MAYO3</td>
<td>3</td>
<td>M4</td>
<td>15 972k</td>
<td>27 401k</td>
<td>15 573k</td>
</tr>
<tr>
<td>MAYO3-pre</td>
<td>3</td>
<td>M4</td>
<td>15 972k</td>
<td>10 204k</td>
<td>5 102k</td>
</tr>
<tr>
<td>MAYO1 (*) \cite{GMSS23}</td>
<td>1</td>
<td>M4</td>
<td>—</td>
<td>50 183k</td>
<td>7 371k</td>
</tr>
<tr>
<td>MAYO1 \cite{HSMR23}</td>
<td>1</td>
<td>KC705</td>
<td>12 182k</td>
<td>49 926k</td>
<td>12 722k</td>
</tr>
<tr>
<td>MAYO3 \cite{HSMR23}</td>
<td>3</td>
<td>KC705</td>
<td>38 325k</td>
<td>137 358k</td>
<td>39 740k</td>
</tr>
<tr>
<td><strong>Oil and Vinegar</strong> \cite{BCH+23}</td>
<td></td>
<td></td>
<td></td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>ovIp (classic)</td>
<td>1</td>
<td>M4</td>
<td>138 833k</td>
<td>2 482k</td>
<td>995k</td>
</tr>
<tr>
<td>ovIp (pke+skc)</td>
<td>1</td>
<td>M4</td>
<td>175 021k</td>
<td>88 757k</td>
<td>11 551k</td>
</tr>
<tr>
<td>ovIs (classic)</td>
<td>1</td>
<td>M4</td>
<td>195 744k</td>
<td>2 374k</td>
<td>616k</td>
</tr>
<tr>
<td>ovIs (pke+skc)</td>
<td>1</td>
<td>M4</td>
<td>296 161k</td>
<td>113 446k</td>
<td>16 045k</td>
</tr>
<tr>
<td><strong>Dilithium</strong> \cite{AHKS22}</td>
<td></td>
<td></td>
<td></td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>dilithium2</td>
<td>2</td>
<td>M4</td>
<td>1 598k</td>
<td>4 093k</td>
<td>1 572k</td>
</tr>
<tr>
<td>dilithium3</td>
<td>3</td>
<td>M4</td>
<td>2 827k</td>
<td>6 623k</td>
<td>2 692k</td>
</tr>
<tr>
<td><strong>Falcon</strong> \cite{Por19}</td>
<td></td>
<td></td>
<td></td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>falcon-512</td>
<td>1</td>
<td>M4</td>
<td>163 994k</td>
<td>39 014k</td>
<td>473k</td>
</tr>
<tr>
<td><strong>SPHINCS+</strong> \cite{KPR+}</td>
<td></td>
<td></td>
<td></td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>sha256-128f-simple</td>
<td>1</td>
<td>M4</td>
<td>15 388k</td>
<td>382 534k</td>
<td>21 151k</td>
</tr>
<tr>
<td>sha256-128s-simple</td>
<td>1</td>
<td>M4</td>
<td>985 367k</td>
<td>7 495 604k</td>
<td>7 166k</td>
</tr>
<tr>
<td>sha256-192f-simple</td>
<td>3</td>
<td>M4</td>
<td>22 646k</td>
<td>639 322k</td>
<td>32 940k</td>
</tr>
<tr>
<td>sha256-192s-simple</td>
<td>3</td>
<td>M4</td>
<td>1 450 073k</td>
<td>13 764 197k</td>
<td>11 764k</td>
</tr>
</tbody>
</table>
described in [CKY21] trying to achieve an upper triangular matrix with ones on the diagonal. However, in MAYO there are more variables than equations, and hence, we have to select one solution at random as described in section 3. The approach of [GMSS23] has two problems: (1) It does not select a solution uniformly at random. Instead, it selects solutions that have a higher-than-average number of zeros. This breaks the security proof of MAYO and can potentially lead to an attack; (2) While their approach is easier to implement and results in slightly better performance for a single iteration, it has a much higher failure probability of $1/15$.

MAYO (as Oil-and-Vinegar) can benefit from pre-expanded public and secret keys. We report such variants in Table 6 (denoted by pre) to allow a fair comparison with the classic variant of Oil-and-Vinegar. We see that MAYO outperforms OV when using compressed public and secret keys, and comes very close to its performance when using pre-expanded keys. Due to the large cost of key expansion due to the high cost of AES, the performance of MAYO on the Cortex-M4 is not competitive with lattice-based signatures. When using pre-expanded keys, this difference vanishes. AES hardware acceleration or round-reduced AES (as proposed in [BCH+23]) would have a similar effect.

**Acknowledgments**

Matthias J. Kannwischer was supported by the Taiwan Ministry of Science and Technology through grant 109-2221-E-001-009-MY3, Academia Sinica Investigator Award AS-IA-109-M01, and the Executive Yuan Data Safety and Talent Cultivation Project (AS-KPQ-109-DSTCP).

**References**


[HBD+20] Andreas Hülsing, Daniel J. Bernstein, Christoph Doobraunig, Maria Eichlseder, Scott Fluhrer, Stefan-Lukas Gazdag, Panos Kampanakis, Stefan Köbl,


[KKS\textsuperscript{+}21] Hyeokdong Kwon, Hyunjun Kim, Minjoo Sim, Wai-Kong Lee, and Hwajeong Seo. Look-up the rainbow: Efficient table-based parallel implementation of rainbow signature on 64-bit armv8 processors. IACR Cryptol. ePrint Arch., page 1015, 2021.


